

PMPB12R5EP

30 V, P-channel Trench MOSFET

1 March 2021

1. General description

P-channel enhancement mode Field-Effect Transistor (FET) in a leadless medium power DFN2020M-6 (SOT1220-2) Surface-Mounted Device (SMD) plastic package using Trench MOSFET technology.

2. Features and benefits

- Logic-level compatible
- Trench MOSFET technology
- Small and leadless ultra thin SMD plastic package: 2 x 2 x 0.65 mm
- Exposed drain pad for excellent thermal conduction

3. Applications

- Charging switch for portable devices
- DC-to-DC converters
- Power management in battery-driven portable devices
- Computing power management

4. Quick reference data

Table 1. Quick reference data


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DS}	drain-source voltage	T _j = 25 °C	-	-	-30	V
V _{GS}	gate-source voltage		-20	-	20	V
I _D	drain current	V _{GS} = -10 V; T _{amb} = 25 °C; t ≤ 5 s	[1]	-	-	A
Static characteristics						
R _{DSon}	drain-source on-state resistance	V _{GS} = -10 V; I _D = -8.8 A; T _j = 25 °C		-	12.5	15 mΩ

[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and mounting pad for drain 6 cm².

5. Pinning information


Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	D	drain		
2	D	drain		
3	G	gate		
4	S	source		
5	D	drain		
6	D	drain		
7	D	drain		
8	S	source		



Transparent top view

DFN2020M-6 (SOT1220-2)



017aaa094

6. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PMPB12R5EP	DFN2020M-6	plastic thermal enhanced ultra thin small outline package; no leads; 6 terminals; body 2 x 2 x 0.65 mm	SOT1220-2

7. Marking

Table 4. Marking codes

Type number	Marking code
PMPB12R5EP	ZN


8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{DS}	drain-source voltage	T _j = 25 °C	-	-30	20	V
V _{GS}	gate-source voltage		-20	20	V	
I _D	drain current	V _{GS} = -10 V; T _{amb} = 25 °C; t ≤ 5 s	[1]	-	-12.5	A
		V _{GS} = -10 V; T _{amb} = 25 °C	[1]	-	-8.8	A
		V _{GS} = -10 V; T _{amb} = 100 °C	[1]	-	-5.6	A
I _{DM}	peak drain current	T _{amb} = 25 °C; single pulse; t _p ≤ 10 µs		-	-35	A
P _{tot}	total power dissipation	T _{amb} = 25 °C; t ≤ 5 s	[1]	-	3.8	W
		T _{amb} = 25 °C	[1]	-	1.9	W
		T _{sp} = 25 °C		-	12.5	W
T _j	junction temperature			-55	150	°C
T _{amb}	ambient temperature			-55	150	°C
T _{stg}	storage temperature			-65	150	°C
Source-drain diode						
I _S	source current	T _{amb} = 25 °C	[1]	-	-1.9	A

[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and mounting pad for drain 6 cm².






Fig. 3. Safe operating area; junction to ambient; continuous and peak drain currents as a function of drain-source voltage


9. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	[1]	-	223	256	K/W
			[2]	-	57	66	K/W
$R_{th(j-sp)}$	thermal resistance from junction to solder point	t \leq 5 s	[2]	-	29	33	K/W
				-	6	10	K/W


[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated and mounting pad for drain 6 cm².



FR4 PCB, standard footprint

Fig. 4. Transient thermal impedance from junction to ambient as a function of pulse duration; typical values



FR4 PCB, mounting pad for drain 6 cm²

Fig. 5. Transient thermal impedance from junction to ambient as a function of pulse duration; typical values

10. Characteristics

Table 7. Characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Static characteristics							
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = -250 \mu A; V_{GS} = 0 V; T_j = 25^\circ C$		-30	-	-	V
V_{GSth}	gate-source threshold voltage	$I_D = -250 \mu A; V_{DS} = V_{GS}; T_j = 25^\circ C$		-1	-1.6	-2	V
I_{DSS}	drain leakage current	$V_{DS} = -30 V; V_{GS} = 0 V; T_j = 25^\circ C$		-	-	-1	μA
I_{GSS}	gate leakage current	$V_{GS} = -20 V; V_{DS} = 0 V; T_j = 25^\circ C$		-	-	-100	nA
		$V_{GS} = 20 V; V_{DS} = 0 V; T_j = 25^\circ C$		-	-	100	nA
R_{DSon}	drain-source on-state resistance	$V_{GS} = -10 V; I_D = -8.8 A; T_j = 25^\circ C$		-	12.5	15	$m\Omega$
		$V_{GS} = -10 V; I_D = -8.8 A; T_j = 150^\circ C$		-	20	24	$m\Omega$
		$V_{GS} = -4.5 V; I_D = -3 A; T_j = 25^\circ C$		-	16	21	$m\Omega$
g_{fs}	forward transconductance	$V_{DS} = -10 V; I_D = -8.7 A; T_j = 25^\circ C$		-	22	-	S
R_G	gate resistance	$f = 1 MHz$		-	21	-	Ω
Dynamic characteristics							
$Q_{G(tot)}$	total gate charge	$V_{DS} = -15 V; I_D = -8.7 A; V_{GS} = -10 V; T_j = 25^\circ C$		-	29	44	nC
Q_{GS}	gate-source charge			-	3.4	-	nC
Q_{GD}	gate-drain charge			-	5.4	-	nC
C_{iss}	input capacitance	$V_{DS} = -15 V; f = 1 MHz; V_{GS} = 0 V; T_j = 25^\circ C$		-	1392	-	pF
C_{oss}	output capacitance			-	169	-	pF
C_{rss}	reverse transfer capacitance			-	139	-	pF
$t_{d(on)}$	turn-on delay time	$V_{DS} = -15 V; I_D = -8 A; V_{GS} = -10 V; R_{G(ext)} = 6 \Omega; T_j = 25^\circ C$		-	2	-	ns
t_r	rise time			-	3	-	ns
$t_{d(off)}$	turn-off delay time			-	121	-	ns
t_f	fall time			-	53	-	ns
Source-drain diode							
V_{SD}	source-drain voltage	$I_S = -1.9 A; V_{GS} = 0 V; T_j = 25^\circ C$		-	-0.7	-1.2	V




Fig. 6. Output characteristics: drain current as a function of drain-source voltage; typical values




Fig. 7. Sub-threshold drain current as a function of gate-source voltage




Fig. 8. Drain-source on-state resistance as a function of drain current; typical values




Fig. 9. Drain-source on-state resistance as a function of gate-source voltage; typical values




Fig. 10. Transfer characteristics: drain current as a function of gate-source voltage; typical values




Fig. 11. Normalized drain-source on-state resistance as a function of junction temperature; typical values




Fig. 12. Gate-source threshold voltage as a function of junction temperature




Fig. 13. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values




Fig. 14. Gate-source voltage as a function of gate charge; typical values




Fig. 15. Gate charge waveform definitions




Fig. 16. Source current as a function of source-drain voltage; typical values

11. Test information




Fig. 17. Duty cycle definition

12. Package outline

DFN2020M-6: plastic thermal enhanced ultra thin small outline package; no leads; 6 terminals; body 2 x 2 x 0.65 mm

SOT1220-2




Fig. 18. Package outline DFN2020M-6 (SOT1220-2)

13. Soldering




Fig. 19. Reflow soldering footprint for DFN2020M-6 (SOT1220-2)

14. Revision history

Table 8. Revision history

Data sheet ID	Release date	Data sheet status	Change notice	Supersedes
PMPB12R5EP v.1	20210301	Product data sheet	-	-

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

Contents

1. General description.....	1
2. Features and benefits.....	1
3. Applications.....	1
4. Quick reference data.....	1
5. Pinning information.....	2
6. Ordering information.....	2
7. Marking.....	2
8. Limiting values.....	3
9. Thermal characteristics.....	5
10. Characteristics.....	6
11. Test information.....	9
12. Package outline.....	10
13. Soldering.....	11
14. Revision history.....	12
15. Legal information.....	13