

# 10-MHz LOW-NOISE LOW-VOLTAGE LOW-POWER OPERATIONAL AMPLIFIERS

Check for Samples: [LMV721](#), [LMV722](#)

## FEATURES

- Power-Supply Voltage Range: 2.2 V to 5.5 V
- Low Supply Current: 930  $\mu$ A/Amplifier at 2.2 V
- High Unity-Gain Bandwidth: 10 MHz
- Rail-to-Rail Output Swing
  - 600- $\Omega$  Load: 120 mV From Either Rail at 2.2 V
  - 2-k $\Omega$  Load: 50 mV From Either Rail at 2.2 V
- Input Common-Mode Voltage Range Includes Ground
- Input Voltage Noise: 9 nV/ $\sqrt{\text{Hz}}$  at  $f = 1 \text{ kHz}$

## APPLICATIONS

- Cellular and Cordless Phones
- Active Filter and Buffers
- Laptops and PDAs
- Battery Powered Electronics

## DESCRIPTION/ORDERING INFORMATION

The LMV721 (single) and LMV722 (dual) are low-noise low-voltage low-power operational amplifiers that can be designed into a wide range of applications. The LMV721 and LMV722 have a unity-gain bandwidth of 10 MHz, a slew rate of 5 V/ $\mu$ s, and a quiescent current of 930  $\mu$ A/amplifier at 2.2 V.

The LMV721 and LMV722 are designed to provide optimal performance in low-voltage and low-noise systems. They provide rail-to-rail output swing into heavy loads. The input common-mode voltage range includes ground, and the maximum input offset voltage are 3.5 mV (over recommended temperature range) for the devices. Their capacitive load capability is also good at low supply voltages. The operating range is from 2.2 V to 5.5 V.

### ORDERING INFORMATION<sup>(1)</sup>


$T_A$	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(3)</sup>
$-40^\circ\text{C}$ to $105^\circ\text{C}$	Single	SC-70 – DCK	Reel of 3000 LMV721IDCKR	RK_
			Reel of 250 LMV721IDCKT	
	Dual	SOT-23 – DBV	Reel of 3000 LMV721IDBVR	RBF_
		SOIC – D	Reel of 2500 LMV722IDR	MV722I
			Tube of 75 LMV722ID	
		VSSOP – DGK	Reel of 2500 LMV722IDGKR	R6_
		QFN – DRG	Reel of 2500 LMV722IDRGR	ZYY

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).


(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

(3) DBV/DCK/DGK: The actual top-side marking has one additional character that designates the wafer fab/assembly site.


LMV721...DBV or DCK PACKAGE  
(TOP VIEW)



LMV722...D, DGK, OR DRG PACKAGE  
(TOP VIEW)



## Typical Application



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage <sup>(2)</sup>		6	V
$V_{ID}$	Differential input voltage <sup>(3)</sup>		$\pm$ Supply voltage	V
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	D package <sup>(5)</sup>	97	°C/W
		DBV package <sup>(5)</sup>	206	
		DCK package <sup>(5)</sup>	252	
		DGK package <sup>(5)</sup>	172	
		DRG package <sup>(6)</sup>	50.7	
$T_J$	Operating virtual-junction temperature		150	°C
$T_{stg}$	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values (except differential voltages and  $V_{CC}$  specified for the measurement of  $I_{OS}$ ) are with respect to the network GND.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) Maximum power dissipation is a function of  $T_J(\max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(\max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- (5) The package thermal impedance is calculated in accordance with JESD 51-7.
- (6) The package thermal impedance is calculated in accordance with JESD 51-5.

## Recommended Operating Conditions

	MIN	MAX	UNIT	
$V_{CC+} - V_{CC-}$	Supply voltage	2.2	5.5	V
$T_J$	Operating virtual-junction temperature	-40	105	°C

## ESD Protection

	TYP	UNIT
Human-Body Model	2000	V
Machine Model	100	V

**Electrical Characteristics**

$V_{CC+} = 2.2\text{ V}$ ,  $V_{CC-} = \text{GND}$ ,  $V_{ICR} = V_{CC+}/2$ ,  $V_O = V_{CC+}/2$ , and  $R_L > 1\text{ M}\Omega$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>J</sub>	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage		25°C	0.02	3	3.5	mV
			-40°C to 105°C				
TCV <sub>IO</sub>	Input offset voltage average drift		25°C	0.6	0.6	0.6	µV/°C
I <sub>IB</sub>	Input bias current		25°C	260	260	260	nA
I <sub>IO</sub>	Input offset current		25°C	25	25	25	nA
CMMR	Common-mode rejection ratio	V <sub>ICR</sub> = 0 V to 1.3 V	25°C	70	88	88	dB
			-40°C to 105°C	64	64		
PSRR	Power-supply rejection ratio	V <sub>CC+</sub> = 2.2 V to 5 V, V <sub>O</sub> = 0, V <sub>ICR</sub> = 0	25°C	80	90	90	dB
			-40°C to 105°C	70	70		
V <sub>ICR</sub>	Input common-mode voltage	CMRR ≥ 50 dB	25°C	-0.3	-0.3	-0.3	V
				1.3	1.3		
A <sub>VD</sub>	Large-signal voltage gain	R <sub>L</sub> = 600 Ω, V <sub>O</sub> = 0.75 V to 2 V	25°C	75	81	81	dB
			-40°C to 105°C	70	70		
		R <sub>L</sub> = 2 kΩ, V <sub>O</sub> = 0.5 V to 2.1 V	25°C	75	84		
			-40°C to 105°C	70	70		
V <sub>O</sub>	Output swing	R <sub>L</sub> = 600 Ω to V <sub>CC+</sub> /2	25°C	2.090	2.125	2.125	V
			-40°C to 105°C	2.065	2.065		
			25°C	0.071	0.120		
			-40°C to 105°C	0.145	0.145		
		R <sub>L</sub> = 2 kΩ to V <sub>CC+</sub> /2	25°C	2.150	2.177		
			-40°C to 105°C	2.125	2.125		
			25°C	0.056	0.080		
			-40°C to 105°C	0.105	0.105		
I <sub>O</sub>	Output current	Sourcing, V <sub>O</sub> = 0 V, V <sub>IN(diff)</sub> = ±0.5 V	25°C	10	14.9	14.9	mA
			-40°C to 105°C	5	5		
		Sinking, V <sub>O</sub> = 2.2 V, V <sub>IN(diff)</sub> = ±0.5 V	25°C	10	17.6		
			-40°C to 105°C	5	5		
I <sub>CC</sub>	Supply current	LMV721	25°C	0.93	1.3	1.3	mA
			-40°C to 105°C	1.5	1.5		
		LMV722	25°C	1.81	2.4		
			-40°C to 105°C	2.6	2.6		
SR	Slew rate <sup>(1)</sup>		25°C	4.9	4.9	4.9	V/µs
GBW	Gain bandwidth product		25°C	10	10	10	MHz
Φ <sub>m</sub>	Phase margin		25°C	67.4	67.4	67.4	°
G <sub>m</sub>	Gain margin		25°C	-9.8	-9.8	-9.8	dB
V <sub>n</sub>	Input-referred voltage noise	f = 1 kHz	25°C	9	9	9	nV/√Hz
I <sub>n</sub>	Input-referred current noise	f = 1 kHz	25°C	0.3	0.3	0.3	pA/√Hz
THD	Total harmonic distortion	f = 1 kHz, AV = 1, R <sub>L</sub> = 600 Ω, V <sub>O</sub> = 500 mV <sub>pp</sub>	25°C	0.004	0.004	0.004	%





(1) Connected as voltage follower with 1-V step input. Number specified is the slower of the positive and negative slew rate.

**Electrical Characteristics**

$V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = \text{GND}$ ,  $V_{ICR} = V_{CC+}/2$ ,  $V_O = V_{CC+}/2$ , and  $R_L > 1 \text{ M}\Omega$  (unless otherwise noted)


PARAMETER		TEST CONDITIONS	T <sub>J</sub>	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage		25°C	-0.08	3	3.5	mV
			-40°C to 105°C				
TCV <sub>IO</sub>	Input offset voltage average drift		25°C	0.6			µV/°C
I <sub>IB</sub>	Input bias current		25°C	260			nA
I <sub>IO</sub>	Input offset current		25°C	25			nA
CMMR	Common-mode rejection ratio	V <sub>ICR</sub> = 0 V to 4.1 V	25°C	80	89	dB	
			-40°C to 105°C	75			
PSRR	Power-supply rejection ratio	V <sub>CC+</sub> = 2.2 V to 5 V, V <sub>O</sub> = 0, V <sub>ICR</sub> = 0	25°C	70	90	dB	
			-40°C to 105°C	64			
V <sub>ICR</sub>	Input common-mode voltage	CMRR ≥ 50 dB	25°C	-0.3		4.1	V
A <sub>VD</sub>	Large-signal voltage gain	R <sub>L</sub> = 600 Ω, V <sub>O</sub> = 0.75 V to 4.8 V	25°C	80	87	dB	
			-40°C to 105°C	70			
		R <sub>L</sub> = 2 kΩ, V <sub>O</sub> = 0.7 V to 4.9 V	25°C	80	94		
			-40°C to 105°C	70			
V <sub>O</sub>	Output swing	R <sub>L</sub> = 600 Ω to V <sub>CC+</sub> /2	25°C	4.84	4.882	V	
			-40°C to 105°C	4.815			
			25°C	0.134	0.19		
			-40°C to 105°C	0.215			
		R <sub>L</sub> = 2 kΩ to V <sub>CC+</sub> /2	25°C	4.93	4.952		
			-40°C to 105°C	4.905			
			25°C	0.076	0.11		
			-40°C to 105°C	0.135			
I <sub>O</sub>	Output current	Sourcing, V <sub>O</sub> = 0 V, V <sub>IN(dif)</sub> = ±0.5 V	25°C	20	52.6	mA	
			-40°C to 105°C	12			
		Sinking, V <sub>O</sub> = 2.2 V, V <sub>IN(dif)</sub> = ±0.5 V	25°C	15	23.7		
			-40°C to 105°C	8.5			
I <sub>CC</sub>	Supply current	LMV721	25°C	1.03	1.4	mA	
			-40°C to 105°C	1.7			
		LMV722	25°C	2.01	2.4		
			-40°C to 105°C	2.8			
SR	Slew rate <sup>(1)</sup>		25°C	5.25			V/µs
GBW	Gain bandwidth product		25°C	10			MHz
Φ <sub>m</sub>	Phase margin		25°C	72			°
G <sub>m</sub>	Gain margin		25°C	-11			dB
V <sub>n</sub>	Input-referred voltage noise	f = 1 kHz	25°C	8.5			nV/√Hz
I <sub>n</sub>	Input-referred current noise	f = 1 kHz	25°C	0.2			pA/√Hz
THD	Total harmonic distortion	f = 1 kHz, AV = 1, R <sub>L</sub> = 600 Ω, V <sub>O</sub> = 500 mV <sub>pp</sub>	25°C	0.001			%

(1) Connected as voltage follower with 1-V step input. Number specified is the slower of the positive and negative slew rate.


**TYPICAL CHARACTERISTICS****SUPPLY CURRENT  
vs  
SUPPLY VOLTAGE****SOURCING CURRENT  
vs  
OUTPUT VOLTAGE****SOURCING CURRENT  
vs  
OUTPUT VOLTAGE****SINKING CURRENT  
vs  
OUTPUT VOLTAGE**

### TYPICAL CHARACTERISTICS (continued)


SINKING CURRENT  
vs  
OUTPUT VOLTAGE




OUTPUT VOLTAGE SWING  
vs  
SUPPLY VOLTAGE







INPUT OFFSET VOLTAGE  
vs  
INPUT COMMON-MODE VOLTAGE




INPUT OFFSET VOLTAGE  
vs  
INPUT COMMON-MODE VOLTAGE




**TYPICAL CHARACTERISTICS (continued)****INPUT VOLTAGE  
vs  
OUTPUT VOLTAGE****INPUT VOLTAGE  
vs  
OUTPUT VOLTAGE****INPUT VOLTAGE NOISE  
vs  
FREQUENCY****INPUT CURRENT NOISE  
vs  
FREQUENCY**

### TYPICAL CHARACTERISTICS (continued)


PSRR  
vs  
FREQUENCY




PSRR  
vs  
FREQUENCY







GAIN AND PHASE  
vs  
FREQUENCY



GAIN AND PHASE  
vs  
FREQUENCY




**TYPICAL CHARACTERISTICS (continued)****SLEW RATE  
vs  
SUPPLY VOLTAGE****THD  
vs  
FREQUENCY****PULSE RESPONSE** $V_{cc} = 5$  V,  $R_L = 2$  kΩ,  $C_L = 21.2$  nF,  $R_o = 0$  Ω**PULSE RESPONSE** $V_{cc} = 5$  V,  $R_L = 2$  kΩ,  $C_L = 21.2$  nF,  $R_o = 2.1$  Ω

### TYPICAL CHARACTERISTICS (continued)


#### PULSE RESPONSE

$V_{cc} = 5 \text{ V}$ ,  $R_L = 2 \text{ k}\Omega$ ,  $C_L = 21.2 \text{ nF}$ ,  $R_o = 9.5 \Omega$




#### PULSE RESPONSE

$V_{cc} = 5 \text{ V}$ ,  $R_L = 10 \text{ k}\Omega$ ,  $C_L = 21.2 \text{ nF}$ ,  $R_o = 0 \Omega$




#### PULSE RESPONSE

$V_{cc} = 5 \text{ V}$ ,  $R_L = 600 \Omega$ ,  $C_L = 21.2 \text{ nF}$ ,  $R_o = 0 \Omega$




#### PULSE RESPONSE

$V_{cc} = 2.2 \text{ V}$ ,  $R_L = 2 \Omega$ ,  $C_L = 2.12 \text{ nF}$ ,  $R_o = 0 \Omega$




#### PULSE RESPONSE




$V_{cc} = 2.2 \text{ V}$ ,  $R_L = 2 \text{ k}\Omega$ ,  $C_L = 2.12 \text{ nF}$ ,  $R_o = 0 \Omega$



#### PULSE RESPONSE

$V_{cc} = 2.2 \text{ V}$ ,  $R_L = 10 \text{ k}\Omega$ ,  $C_L = 2.12 \text{ nF}$ ,  $R_o = 0 \Omega$



**TYPICAL CHARACTERISTICS (continued)****PULSE RESPONSE** $V_{cc} = 2.2 \text{ V}$ ,  $R_L = 10 \text{ k}\Omega$ ,  $C_L = 2.12 \text{ nF}$ ,  $R_o = 2.2 \Omega$ **PULSE RESPONSE** $V_{cc} = 2.2 \text{ V}$ ,  $R_L = 10 \text{ k}\Omega$ ,  $C_L = 2.12 \text{ nF}$ ,  $R_o = 11.5 \Omega$ **PULSE RESPONSE** $V_{cc} = 2.2 \text{ V}$ ,  $R_L = 600 \Omega$ ,  $C_L = 1.89 \text{ nF}$ ,  $R_o = 0 \Omega$ 

## **REVISION HISTORY**

<b>Changes from Revision B (August 2010) to Revision C</b>	<b>Page</b>
• Changed all temperature parameters from max of 85°C to 105°C .....	1
• Changed supply voltage max value to 6 in Absolute Maximum Ratings table .....	2
• Changed supply voltage MAX value to 5.5 in Recommended Operating Conditions table .....	2
• Changed $A_{VD}$ , $V_O$ test conditons for $R_L = 600 \Omega$ : 0.75 V to 4.8 V .....	4
• Changed $A_{VD}$ , $V_O$ test conditons for $R_L = 2 \text{ k}\Omega$ : 0.75 V to 4.8 V .....	4

# PACKAGE OPTION ADDENDUM

26-Jun-2014

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMV721IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	(RBFA ~ RBFM)	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
LMV721IDCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	(RKA ~ RKM)	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
LMV721IDCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	(RKA ~ RKM)	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
LMV722ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	MV722I	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
LMV722IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	MV722I	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
LMV722IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	R6E	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
LMV722IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	R6E	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
LMV722IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	MV722I	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
LMV722IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	MV722I	<span style="background-color: red; color: white; padding: 2px;">Samples</span>

# PACKAGE OPTION ADDENDUM

26-Jun-2014

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


3-Aug-2017

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV721IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LMV721IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
LMV721IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LMV721IDCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
LMV721IDCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
LMV721IDCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LMV722IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
LMV722IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

# PACKAGE MATERIALS INFORMATION

3-Aug-2017

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV721IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LMV721IDBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
LMV721IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
LMV721IDCKR	SC70	DCK	5	3000	202.0	201.0	28.0
LMV721IDCKT	SC70	DCK	5	250	202.0	201.0	28.0
LMV721IDCKT	SC70	DCK	5	250	180.0	180.0	18.0
LMV722IDGKR	VSSOP	DGK	8	2500	346.0	346.0	35.0
LMV722IDR	SOIC	D	8	2500	340.5	338.1	20.6

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



4040047-3/M 06/11

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.

D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.


E. Reference JEDEC MS-012 variation AA.

## LAND PATTERN DATA


D (R-PDSO-G8)

PLASTIC SMALL OUTLINE


Example Board Layout  
(Note C)



Stencil Openings  
(Note D)



Example  
Non Soldermask Defined Pad



Example  
Pad Geometry  
(See Note C)


Example  
Solder Mask Opening  
(See Note E)

4211283-2/E 08/12

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE




4073253-4/N 12/14

NO TES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.  
D. Falls within JEDEC MO-178 Variation AA.

# LAND PATTERN DATA

DBV (R-PDSO-G5)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



4073329/E 05/06

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.


D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.

E. Falls within JEDEC MO-187 variation AA, except interlead flash.

# LAND PATTERN DATA

DGK (S-PDSO-G8)


PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.  
 D. Falls within JEDEC MO-203 variation AA.




## LAND PATTERN DATA

DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE

Example Board Layout

Stencil Openings  
Based on a stencil thickness  
of .127mm (.005inch).



4210356-2/C 07/11

NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.