

SGM61024 2.4V to 5.5V, 2A Synchronous Buck Converter

GENERAL DESCRIPTION

The SGM61024 is a high frequency synchronous Buck converter with an input voltage range from 2.4V to 5.5V and a wide output current range, optimized for compact solutions. For SGM61024A, to keep the high efficiency in the whole load range, the device operates in pulse width modulation (PWM) mode at normal load and automatically enters the power-save mode (PSM) at light loads. The minimum static current is only 5.7 μ A to maintain its high efficiency. For SGM61024B, the device operates in force PWM mode at light and heavy loads.

With its adaptive hysteresis and pseudo-constant on-time control (AHP-COT) architecture, the load transient performance is excellent and the output voltage regulation accuracy is achieved.

The device is available in a Green UTDFN-1.5×1.5-6L package.

TYPICAL APPLICATION

FEATURES

- AHP-COT Architecture for Fast Transient Regulation
- 2.4V to 5.5V Input Voltage Range
- 2A Output Current
- 0.6V to 4V Wide Output Voltage Range
- Low Static Current: 5.7µA (SGM61024A)
- 100% Duty Cycle for the Lowest Dropout
- Output Discharge Function
- Power Good Output
- Thermal Shutdown
- 2% Feedback Accuracy
- Power-Save Mode at Light Loads: SGM61024A
- Force PWM Mode: SGM61024B
- Hiccup Short-Circuit Protection
- Available in a Green UTDFN-1.5×1.5-6L Package

APPLICATIONS

Battery-Powered Applications Point-of-Load Processor Power Supplies Hard Disk Drives (HDD)/Solid State Drives (SSD)



Figure 1. Typical Application Circuit



SGM61024

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	PERATURE ORDERING P		PACKING OPTION
SGM61024A	UTDFN-1.5×1.5-6L	-40°C to +125°C	SGM61024AXUGJ6G/TR	04W XXX	Tape and Reel, 4000
SGM61024B	UTDFN-1.5×1.5-6L	-40°C to +125°C	SGM61024BXUGJ6G/TR	04X XXX	Tape and Reel, 4000

MARKING INFORMATION

NOTE: XXX = Date Code and Trace Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

Voltages I	Referred	to GND
------------	----------	--------

VIN, FB, EN, PG	0.3V to 6V
SW (DC)	0.3V to V _{IN} + 0.3V
SW (AC, Less than 10ns)	2.5V to 10V
Package Thermal Resistance	
UTDFN-1.5×1.5-6L, θ _{JA}	117.4°C/W
UTDFN-1.5×1.5-6L, θ _{JB}	21.5°C/W
UTDFN-1.5×1.5-6L, θ _{JC}	31.2°C/W
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
НВМ	2000V
CDM	1000V

RECOMMENDED OPERATING CONDITIONS

Input Voltage Range, V _{IN}	2.4V to 5.5V
Output Voltage Range, Vout	0.6V to 4.0V
Output Current Range, IOUT	0A to 2A
Sink Current at PG Pin, ISINK_PG	1mA
Pull-up Resistor Voltage, VPG	5.5V
Operating Junction Temperature Range	40°C to +125°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.



PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	TYPE	FUNCTION
1	EN	Ι	Active High Enable Input. Logic high sets the device active. Logic low disables it and turns it into shutdown mode. Do not leave this pin floating.
2	PG	0	Power Good Open-Drain Output. If the output voltage is less than the regulation limit, this pin is pulled low. Leave this pin floating when not in use.
3	FB	Ι	Feedback Input. An external feedback divider is needed for setting the output voltage.
4	GND	G	Power and Signal Ground.
5	SW	Р	Switching Node.
6	VIN	Р	Power Supply Voltage Input.

NOTE: I = input, O = output, G = ground, P = power.



ELECTRICAL CHARACTERISTICS

(T_J = -40°C to +125°C and V_{IN} = 2.4V to 5.5V. Typical values are measured at T_J = +25°C and V_{IN} = 5V, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Supply							
Quiescent Current	Ι _Q	EN = High, no load, device not switching, SGM61024A		5.7	12	μA	
		EN = High, no load, device not switching, SGM61024B		400	500	<u> </u>	
Shutdown Current	I _{SD}	EN = Low, $T_J = -40^{\circ}C$ to $+85^{\circ}C$		0.05	1.8	- μΑ	
		EN = Low, $T_J = -40^{\circ}C$ to $+125^{\circ}C$			6.5		
Under-Voltage Lockout Threshold	V _{UVLO}	V _{IN} falling	2.1	2.2	2.3	V	
Under-Voltage Lockout Hysteresis	$V_{\text{UVLO}_\text{HYS}}$	V _{IN} rising		160		mV	
Thermal Shutdown Threshold	T _{SD}	TJ rising		150		°C	
Thermal Shutdown Hysteresis	T _{HYS}	T _J falling		18		°C	
Logic Interface EN							
High-Level Threshold Voltage	VIH	$T_J = -40^{\circ}C$ to $+85^{\circ}C$	1.02			V	
Low-Level Threshold Voltage	VIL	$T_J = -40^{\circ}C$ to $+85^{\circ}C$			0.35	V	
Input Leakage Current into EN Pin	I _{EN_LKG}	EN = High		0.01	0.1	μA	
Soft-Start, Power Good							
Soft-Start Time	t _{ss}	Time from EN high to 95% of V_{OUT} nominal		1.4		ms	
Device Cood Lower Threaded		V_{PG} rising, V_{FB} referenced to V_{FB} nominal	94	96	98.5	%	
Power Good Lower Threshold	N/	V_{PG} falling, V_{FB} referenced to V_{FB} nominal	89	92	94	%	
Deven Or ed Ham of Three should	V _{PG}	V_{PG} rising, V_{FB} referenced to V_{FB} nominal	102	105	107	%	
Power Good Upper Threshold		V_{PG} falling, V_{FB} referenced to V_{FB} nominal	107	110	112	%	
Low-Level Output Voltage V _{PG}		I _{sink} = 1mA			0.4	V	
Input Leakage Current into PG Pin	I _{PG_LKG}	V _{PG} = 5.0V		0.01	0.15	μA	
	t _{PG_DLY}	PG rising edge		100		μs	
Power Good Deglitch Delay		PG falling edge		18			
Output				•	•		
		PWM mode, V_{IN} = 5V, T_J = +25°C	594	600	606		
Feedback Regulation Voltage	V_{FB}	PWM mode, V_{IN} = 5V, T_J = -20°C to +85°C	591		609	mV	
		PWM mode	588		612		
Feedback Input Leakage Current	I _{FB,LKG}	V _{FB} = 0.6V		0.01	0.05	μA	
Output Discharge Current	I _{DIS}	V _{SW} = 0.4V, EN = Low	33	77		mA	
Power Switch	•	•			•	•	
High-side FET On-Resistance	_			34	82	-	
Low-side FET On-Resistance				24	54	mΩ	
High-side FET Switch Current Limit, DC			2.8	4.4	5.6	1.	
Low-side FET Current Limit, DC	ILIM		2.4	3.5	4.9	A	
Low-side FET Negative Current Limit, DC	I _{LIM}			-1.6		А	
PWM Switching Frequency	f _{sw}	I _{OUT} = 1A, V _{OUT} = 1.8V		2.2		MHz	

SGM61024

TYPICAL PERFORMANCE CHARACTERISTICS











Quiescent Current vs. Input Voltage (SGM61024B)





SG Micro Corp





















 V_{IN} = 5V, V_{OUT} = 1.8V, L_1 = 0.47 $\mu\text{H},$ and C_{OUT} = 2 \times 10 $\mu\text{F},$ unless otherwise noted.



Time (500ns/div)

PSM Operation (SGM61024A)







PWM Operation (SGM61024B)





 V_{IN} = 5V, V_{OUT} = 1.8V, L_1 = 0.47µH, and C_{OUT} = 2 × 10µF, unless otherwise noted.



Time (500µs/div)

Disable with No Load (SGM61024A)





Time (10µs/div)







SG Micro Corp SGMICRO www.sg-micro.com

 V_{IN} = 5V, V_{OUT} = 1.8V, L_1 = 0.47µH, and C_{OUT} = 2 × 10µF, unless otherwise noted.















SG Micro Corp

SGM61024

FUNCTIONAL BLOCK DIAGRAM



Figure 2. Block Diagram



2.4V to 5.5V, 2A Synchronous Buck Converter

DETAILED DESCRIPTION

Overview

SGM61024 is a high frequency synchronous Buck converter with AHP-COT architecture and advanced regulation topology.

For SGM61024A, the device works in pulse width modulation (PWM) mode at medium to heavy loads. When the load current falls, it transitions seamlessly from PWM mode to pulse frequency modulation (PFM) once the inductor current becomes discontinuous. At lighter load conditions, it shifts to the power-save mode (PSM) to minimize the losses. It also shuts down most of the internal circuits in power-save mode. In this mode, one or few PWM pulses are sent to charge the output capacitor and then the switches are kept off. The output capacitor voltage gradually drops due to small load current and when it falls below the nominal voltage threshold, the PWM pulses resume. If the load is still low, the output will go slightly higher than normal value again and the switches will be turned off. In power-save mode, the output voltage is slightly higher than nominal output voltage. For SGM61024B, the device works in force PWM mode at full load range. In PWM mode, the device works with a nominal switching frequency of 2.2MHz.

Under-Voltage Lockout (UVLO)

The device implements the under-voltage lockout (UVLO) with a 160mV hysteresis. When the input voltage falls below the V_{UVLO} , it shuts down the device.

Device Enable and the Output Discharge FET

When the input voltage is valid, pulling the EN input to logic high to enable the device and pulling it low to shut it down. In the shutdown mode, the switches and all control circuits are turned off to reduce the device current to 0.05μ A. During shutdown, an internal FET is turned on and connects the SW pin to the GND for smooth discharge of the output.

Soft-Start and Pre-biased Startup

When EN is set to logic high and after internal delay, the device starts switching and V_{OUT} increases with 1.4ms internal soft-start circuit. The soft-start is critical to prevent excessive inrush currents and to avoid triggering of the output over-current protection to provide a smooth output rise. It also prevents extreme input voltage drops due to large inrush current over the high-impedance batteries and input sources that can interrupt the power-up. The



device is also capable of starting with a pre-biased output capacitor when it is powered up or enabled. When the device is turned on, a bias on the output may exist due to the other sources connected to the load(s) such as multi-voltage ICs or simply because of residual charges on the output capacitors. For example, when a device with light load is disabled and re-enabled, the output may not drop during the off period and the device must restart under pre-biased output condition. The output ramp is automatically initiated with the bias voltage and ramps up to the nominal output value. Without the pre-biased capability, the device may not be able to start up properly.

Power Good (PG)

There is the PG function inside the device. PG is an open-drain output with 1mA sinking capability. This pin should be pulled up with an external resistor to a logic high rail which is no more than 5.5V unless it is not used. The PG signal is in high-impedance state when the output voltage is in regulation range. Table 1 shows how the PG state is changed in different conditions. PG remains low until V_{OUT} comes up to 96% to 105% of its nominal (set) value. PG function has hysteresis effect. When PG is high, it will go low if V_{OUT} changes down to 92% or up to 110% of its nominal (set) value. When the device is disabled, under-voltage lockout or in thermal shutdown, the PG pin is driven to low.

The PG output is useful for power supply sequencing as well. Usually, the multiple power rails of a system need to be powered in a specific sequence for proper startup. The PG output of the leading power supply is connected to the EN input of the subsequent power supply to implement such sequencing. If not used, the PG pin needs to keep floating. The PG signal has a rise delay of 100µs and a fall delay of 18µs.

Device In	PG State		
Device III	Ionnation	Hi-Z	Low
	V _{FB} ≥ 0.576V	\checkmark	
Enable	$V_{FB} \le 0.552V$		\checkmark
(EN = High)	$V_{FB} \le 0.63V$	\checkmark	
	V _{FB} ≥ 0.66V		
Shutdown by EN	EN = Low		
Thermal Shutdown	TJ > TJSD	\checkmark	
UVLO	$1.4V < V_{IN} < V_{UVLO}$		
Power Supply Removal	V _{IN} < 1.4V	Uncertain	

Table 1. PG Output State in Different Conditions

DETAILED DESCRIPTION (continued)

Pulse Width Modulation (PWM) Operation

In the condition of continuous conduction mode (CCM), which occurs at medium to heavy load or the force PWM mode, the device works in pulse width modulation (PWM) operation. The switching frequency is slightly affected by VIN, VOUT and load condition. Then a fixed on-time architecture is activated and for SGM61024B, the typical on-time is $t_{ON} = 450$ ns × (V_{OUT}/V_{IN}). For SGM61024A, it automatically exits PWM mode when the inductor current is discontinuous.

Power-Save Mode (PSM) at Light Loads: SGM61024A

Once the load current decreases, the SGM61024A will enter power-save mode. Then, the device has a reduced switching frequency and works with the minimum quiescent current to keep high efficiency. In power-save mode, the inductor current is discontinuous and the output voltage is slightly higher than nominal output voltage. This effect can be mitigated by a larger output capacitor.

Minimum Duty Cycle and 100% Duty Cycle

Due to the reduction of the switching frequency for regulation, the device has no minimum duty cycle set. When the input voltage gradually drops to the regulation output voltage, the device can operate at 100% duty cycle and keep the high-side MOSFET continuously on for minimal input-to-output voltage difference. The low-side MOSFET is kept off. In this mode, the lowest input voltage for keeping the output regulated is determined by load current and the resistive drops from the input to the output as given in Equation 1:

$$V_{\text{IN MIN}} = V_{\text{OUT}} + I_{\text{OUT MAX}} \times (R_{\text{DSON}} + R_{\text{L}})$$
(1)

where:

- V_{IN_MIN} is the minimum input voltage to maintain output voltage in regulation.
- I_{OUT_MAX} is the maximum output current.
- R_{DSON} is high-side MOSFET on-resistance.

• R_L is inductor DC resistance (DCR).

Switch Current Limits and Short-Circuit Protection (Hiccup)

Limiting the switch current protects the switch itself and also prevents over-current of the source and the inductor. If the high-side (HS) switch current exceeds the ILIM threshold, HS switch is turned off and the low-side (LS) switch is turned on to reduce the inductor current and limit the peak current. If 32 cycles consecutive repetition of this event occur, the device stops switching. A new startup is initiated automatically (hiccup) after 200µs. The hiccup repeats until the overload or short-circuit fault is cleared.

LS switch current limit is also integrated in the device. Each cycle, the HS switch is not allowed to turn on until the LS current is below the low-side FET current limit.

Thermal Protection and Shutdown

Thermal protection is included to protect the die against overheating damage. If the junction temperature exceeds T_{SD} threshold, the switching is stopped and the device is shut down. An automatic recovery with a soft-start begins when the junction cools down for 18°C below the T_{SD} limit.



APPLICATION INFORMATION

In this section, power supply design with the SGM61024 synchronous Buck converter and selection of the external component will be explained based on the typical application that is applicable for various input and output voltage combinations.



Figure 3. 1.8V Output Voltage Application of SGM61024

Design Requirements

Table 2 summarizes the requirements for this example as shown in Figure 3. The selected components are given in Table 3.

Design Parameter	Example Value
Input Voltage	2.4V to 5.5V
Output Voltage	1.8V
Output Ripple Voltage (CCM)	< 20mV
Maximum Output Current	2A

Ref	Description
C ₁	Optional
C ₂	4.7µF, 10V, X5R, 0603, Ceramic Capacitor
C ₃	10µF, 10V, X5R, 0603, Ceramic Capacitor
C4	10µF, 10V, X5R, 0603, Ceramic Capacitor
C ₅	NS
C ₆	5pF, 50V, C0G, 0603, Ceramic
L ₁	0.47μH, DCR _{TYP} = 6.4mΩ
R1	200kΩ, 1%, 0603, 1/16W Chip Resistor
R ₂	100kΩ, 1%, 0603, 1/16W Chip Resistor
R ₃	100kΩ, 1%, 0603, 1/16W Chip Resistor

Input Capacitor Selection

The input capacitor is the low impedance energy source for the converter that helps provide stable operation. The high frequency decoupling input capacitors with low ESR are needed to circulate and absorb the high frequency switching currents of the converter. Place this capacitor right beside the VIN and GND pins. In most cases, a 4.7µF low ESR multilayer ceramic input capacitor with X5R or better dielectric is recommended, a larger value reduces input voltage ripple and improves system. If the input cable or PCB copper is too long, it is suggested to add another input capacitor as C1 in the schematic diagram and place it as indicated by the recommended layout later.

Inductor Selection

The inductor current ripple is determined by the inductance value (L). A lower inductance results in higher peak-to-peak current that increases the converter conduction losses. On the other hand, a large inductance results in slower transient response and larger size. I_{SAT} should be higher than I_{L MAX}, and sufficient margin should be reserved. Generally, the saturation current above high-side current limit is enough. The inductor initial tolerance can be as high as -20% to +20% of the nominal value and proper current derating is usually required.

Equation 2 can be used to choose the inductance value based on ΔI_L .

$$I_{L_MAX} = I_{OUT_MAX} + \frac{\Delta I_{L}}{2}$$
$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$
(2)

where:

- IOUT MAX is the maximum output DC current.
- ΔI_L is the inductor current ripple (peak-to-peak).
- fsw is switching frequency (MHz).
- L is the inductance value (µH).



APPLICATION INFORMATION (continued)

Output Voltage Adjustment

Use Equation 3 for selecting the feedback resistors (R₁ and R₂) in Figure 3 to set the desired output voltage. First choose R₂ value below $100k\Omega$ to avoid high noise sensitivity on the FB pin. Do not choose a very small value for R₂ otherwise the loss will be increased on this resistor that reduces the light load efficiency.

$$R_1 = R_2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R_2 \times \left(\frac{V_{OUT}}{0.6V} - 1\right)$$
 (3)

A feed-forward capacitor improves transient response to the load steps and reduces the output ripple in PSM.

Output Capacitor Selection

For output capacitor design, output ripple, transient response and loop stability should be considered. Choosing ceramic capacitor with X5R or better dielectric is very important for temperature characteristics. Bias voltage can cause significant capacitance drops in the ceramic capacitors. The effective deviation of a ceramic capacitor can be as

high as -50% to +20% of the nominal value. For this example, the output capacitance is recommended to use $2 \times 10 \mu$ F.

Thermal Considerations

Especial care must be taken for power dissipation and thermal relief in high power density designs. The SGM61024 is a low-profile and fine-pitch surface-mount package that is typically used in a small area or volume. Thermal coupling, airflow and heat sinking must be considered in the system level and the space between heat generating elements must be managed properly.

To enhance the thermal performance, the PCB itself has a significant role and to help transfer the heat away by using large copper traces/planes that are connected to the device pins (and thermal pads if present). Considering a proper airflow in the system can complete the thermal relief for reliable operation of the power supply.



LAYOUT GUIDELINES

A critical component of a high frequency switching power supply is the PCB layout. A good layout can improve the overall performance of the system and a poor layout can result in stability issues and EMI problems. The following guidelines are provided for designing a power supply layout with the device.

• Place the input/output capacitors and the inductor as close as possible to the IC pins and keep the power traces short. Use direct and wide traces for routing power paths to assure low trace parasitic resistance and inductance.

• Connect the ground returns of the input and output capacitors close to the GND pin and at the same point to avoid a ground potential shift and to minimize high frequency current path.

• Keep the output voltage sense trace and FB pin connections away from the high frequency and noisy conductors such as power traces and SW node to avoid magnetic and electric noise coupling.

• Use GND planes in mid-layers for shielding and minimizing the ground potential drifts.



Figure 4. PCB Layout

ADDITIONAL TYPICAL APPLICATION CIRCUITS



Page

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (MARCH 2024) to REV.A

Changed from product preview to production dataAll
--



TAPE AND REEL INFORMATION

REEL DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
UTDFN-1.5×1.5-6L	7"	9.5	1.70	1.70	0.75	4.0	4.0	2.0	8.0	Q2

CARTON BOX DIMENSIONS



KEY PARAMETER LIST OF CARTON BOX

NOTE: The picture is only for reference. Please make the object as the standard. KEY PARAMETER LIST OF CARTON BOX											
	Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	70					
	7" (Option)	368	227	224	0 8						
	7"	442	410	224	18						
	代時	电话				-					

