Application Note: SY7728F

60V High Efficiency Four-String Boost LED Driver

General Description

SY7728F is a high efficiency peak current mode boost controller with four matching current sources to drive WLED arrays of LCD backlight.

The device has a wide input voltage range from 4.5V to 30V. The LED current is programmable through a resistor. It also integrates both PWM and Analog dimming function for accurate LED current control.

Ordering Information



Ordering Number	Package Type	Note
SY7728FFEC	SOP16E	
SY7728FFFC	SOP16	

Features

- 4.5-30V Wide Input Voltage Range
- Programmable 5mA~240mA LED Current per String
- LED Current with +/-3% Accuracy at 100mA per String
- PWM and Analog Mode Dimming: Dimming Frequency: 100Hz~50 kHz
- +/-1% Current Matching Among Strings at 100mA per String
- Programmable Switching Frequency,100kHz-1MHz
- Internal Soft-start
- Open and Short LED Protection
- Programmable over-voltage Protection
- RoHS Compliant and Halogen Free
- Compact Package: SOP16E&SOP16

Applications

- Monitor Panel Backlight
- TV Panel Backlight

Typical Applications



Figure 1. Typical Application Circuit



Figure 2. Typical Application Circuit for 2 Controllers in Parallel Operation

Pinout (top view)



Top Mark: CBP xyz for SY7728FFEC (Device code: CBP; x=year code, y=week code, z= lot number code) CBG xyz for SY7728FFFC (Device code: CBG; x=year code, y=week code, z= lot number code)

Pin Name	Pin	Pin Description
	Number	
LED1-4	1,13,14,16	The current source pin for the xth string of LEDs. Connect this pin to the
		cathode of the LED. If unused, ground this Pin.
ISET	2	LED current programming pin. Connect a resistor to ground to program
		the current in each LED string between 5mA and 240mA. The LED
		current equals to: PWM mode ILED=ISET(mA)=Dpwm*1200/RISET(K
		Ω); Analog mode ILED=ISET(mA)=Dpwm*1200*RDOWN/RISET/(R
		$DOWN+50)(K \Omega)$
OVP	3	Output over voltage protection. Apply a resistor divider from V _{OUT} to
		Ground.
RT	4	Operation Frequency Resistor Setting Pin $.F_{SW}$ [MHz] =52/R _T [K Ω]. The
		frequency can be programmed from 100KHz to 1MHz.
EN	5	Enable Pin. Pull high to enable the chip.
ISEN	6	Current sense input for peak current mode control in Boost switch.
GATE	7	Gate driver output pin.
VCC	8	LDO supply generated from V_{IN} and used to power the GATE driver.
IN	9	Input pin. Decouple this pin to GND pin with 1uF or more ceramic cap. It
		receives the input from 4.5V to 30V
CADIM	10	Bypass this pin to GND with enough capacitance (such as 1uF ceramic
		capacitor) to hold on internal voltage reference when used in Analog
		dimming mode. PWM dimming mode will be selected if this Pin is
		pulled up to V _{CC} .
COMP	11	Compensation pin.
PWM	12	Dimming signal input, 100Hz~50KHz dimming frequency.
GND	15	IC ground pin.
	Exposed	Connect the exposed pad to GND plane for maximum power dissipation.
	Pad(GND)	

Function Block



Absolute Maximum Ratings (Note 1)

LED x
IN, EN,CADIM
Gate, VCC0.3 to min (15V, VIN+0.3V)
All other pins0.3 to 6V
Power Dissipation, PD @ TA = 25°C SOP16E/SOP162.5W
Package Thermal Resistance (Note 2)
SOP16E _{JA} 40° C/W
SOP16E _{JC} 20°C/W
SOP16 _{JA} 80°C/W
SOP16 JC 18°C/W
Junction Temperature Range150°C
Lead Temperature (Soldering, 10 sec.) 260°C
Storage Temperature Range

Recommended Operating Conditions (Note 3)

Supply Input Voltage	4.5V to 30V
Junction Temperature Range	-40°C to 125°C
Ambient Temperature Range	-40°C to 85°C

Electrical Characteristics

(VIN = 12V, TA = $25^{\circ}C$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{IN}		4.5		30	V
Quiescent Current	IQ	EN="1", PWM="0"		1.9		mA
Shutdown Current	ISHDN	EN="0"		1.4		μA
VCC Voltage	VCC	Vin=12V		10		V
Gate Sink Current				1		А
Gate Source Current				0.8		А
LED Current per Channel Note: Include Balance Rate	ILED1- 4(100%)	R _{ISET} =12kΩ , Analog Dimming, Dpwm=100%,Cadim=1uF	97	100	103	mA
LED Current Balance Rate	ILEDmatch (100%)	$I_{LEDmatch} = (I_{LEDmax} - I_{LEDmin})/(I_{LEDave*2})$	-	±0.3	±1	%
LED Current per Channel Note: Include Balance Rate	ILED1-4 (5%)	R _{ISET} =12kΩ , Analog Dimming, Dpwm=5%,Cadim=1uF	4.6	5.7	6.8	m A
LED Current Balance Rate	ILEDmatch (5%)	$I_{LEDmatch} = (I_{LEDmax} - I_{LEDmin})/(I_{LEDave*2})$	-	±1	±2	%
LED Regulation Voltage	V _{REG}	$R_{ISET}=12k\Omega$		590		mV
IN UVLO Rising Threshold	V_{IN_UVLO}				4.4	V
UVLO Hysteresis	$V_{\rm UVLO_HYS}$			0.25		V
Thermal Shutdown Temperature	T _{SD}			150		°C
Thermal Recovery Temperature	T _{recovery}			130		°C
OVP Rising Threshold	V _{OVP_TH}		1.9	2	2.1	V
OVP Hystersis	V _{OVP_HYS}			103		mV
OSP Falling Threshold	V _{OSP_TH}			40	70	mV
Peak current limitation threshold	V _{ISEN}	Measure the peak voltage of ISEN pin		480		mV
EN Input Low Threshold					0.8	V
EN Input High threshold			2			V
PWM Input Low Threshold					0.8	V
PWM Input High Threshold			2			V
CADIM Output Resistance	R _{ADIM}	Note 4		50		kohm
PWM Mode Threshold	VCADIM			2		V
LED Short Protection Threshold	V _{SCP_TH}		7.3	8	8.7	V
Switching Frequency	Fsw	R _T =100kΩ	468	520	572	kHz

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ JA is measured according to JESD51-2, 51-7 while ambient temperature=25 °C , θ JC is measured in accordance with JESD51-14.

Note 3: The device is not guaranteed to function outside its operating conditions.

Note 4: This parameter is guaranteed by design.

Note 5: The recommended minimum PWM on time is $1\mu s$.

Typical Performance Characteristics (VIN=12V, ILED=100mA, 54V per string, 4 strings)





Time (2ms/div and 1µs/div)



Time (5µs/div)









AN_SY7728F





Time (10ms/div)







Applications Information

The SY7728F contains a peak current mode boost controller and 4-channel matching current sources to drive WLED arrays of LCD backlight. The device works under programmable switching frequency. The internal soft-start function avoids the inrush current during startup. Refer to the block diagram to better understand the operation of the IC.

LED Current Setting:

LED1~LED4 are the 4-channel LED driver outputs. The sinking current of each channel can be programmed with a resistor R_{ISET} connecting from ISET pin to ground:

$$\begin{split} & \mathrm{ILED}=\mathrm{ISET}(mA)=\frac{1200\times D_{\mathrm{pwm}}}{R_{\mathrm{ISET}}(\mathrm{Kohm})}(\mathrm{PWM}) \\ & \mathrm{ILED}=\mathrm{ISET}(mA)=\frac{1200\times D_{\mathrm{pwm}}\times R_{\mathrm{DOWN}}}{R_{\mathrm{ISET}}\times (R_{\mathrm{DOWN}}+50)(\mathrm{Kohm})}(\mathrm{Ana}\ \mathrm{log}) \end{split}$$

For PWM mode $R_{ISET}=10K\Omega$ (ohm), the LED current is set to 120mA. The maximum sinking current of each channel is 240mA. For higher current application, different channels can be paralleled. The LED current evenly flow through the paralleled channels because of good current matching.

Input Capacitor CIN:

The ripple current through input capacitor is calculated as: $V_{0} \times (V_{0} = V_{0})$

$$I_{CIN_RMS} = \frac{\sqrt{IN} \times (\sqrt{VOU} - \sqrt{IN})}{2\sqrt{3} \times L \times F_{SW} \times V_{OUT}}$$

X5R or X7R ceramic capacitors with greater than 4.7uF capacitance are recommended to handle this ripple current. To minimize the potential noise problem, place this ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} , and IN/GND pins.

Output Capacitor COUT:

The output capacitor is selected to handle the output ripple noise requirements. This ripple voltage is related to the capacitor's capacitance and its equivalent series resistance (ESR). For the best performance, it is recommended to use X5R or better grade low ESR ceramic capacitor. The voltage rating of the output capacitor should be higher than the maximum output voltage. The minimum required capacitance can be calculated as:

$$C_{\text{OUT}} = \frac{n \times I_{\text{LED}} \times (V_{\text{OUT}} - V_{\text{IN}})}{F_{\text{SW}} \times V_{\text{OUT}} \times V_{\text{RIPPLE}}}$$

 V_{RIPPLE} is the peak to peak output ripple, n is the number of LED string.

For LED applications, the output capacitance should be large enough to attenuate the V_{LEDX} ripple voltage. For

most applications, a $4.7\mu F$ ceramic capacitor in parallel with a 47 μ F electrolytic capacitor will be sufficient.

Inductor L:

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. The inductance is calculated as:

$$\begin{split} \mathbf{L} &= \left(\frac{V_{in}}{V_{out}}\right)^2 \times \frac{(V_{out} - V_{in}) \times \eta}{n \times I_{led} \times F_{sw} \times \frac{\Delta I_L}{I_L}} (for \ \mathcal{CCM}) \\ \text{Select} \ \frac{\Delta I_L}{I_L} &= 0.4 \sim 2 (for \ \mathcal{CCM}) \end{split}$$

Where F_{SW} is the switching frequency, n is the number of LED string, I_{LED} is the current of each LED string, Vin is input voltage, Vout is output voltage , Δ is total inductor current ripple, I_L is inductor average current.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{sat_min} > \frac{V_{out} \times n \times I_{led}}{V_{in} \times \eta} + \frac{V_{in} \times (V_{out} - V_{in})}{V_{out} \times L \times F_{sw} \times 2} \quad (for \ CCM)$$

Where is total efficiency.

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement.

Main MOSFET Selection:

The choice of the main MOSFET depends on the current through MOSFET, the maximum $V_{\rm DS}$ voltage, the switching frequency, the capability of the MOSFET to dissipate heat.

The maximum RMS current through MOSFET is given by:

$$I_{mos_rms} = \frac{V_{out} \times n \times I_{led}}{V_{in} \times \eta} \quad \overline{\frac{(V_{out} - V_{in})}{V_{out}}} \sqrt{1 + \frac{1}{3} (\frac{\Delta I_L}{2 \times I_L})^2} \quad (for \ CCM)$$

The maximum drain to source voltage equals the output voltage.

Rectifier Diode Selection:

Because of high switching speed of SY7728F, a Schottky diode with low forward voltage drop and fast switching speed is desirable for the application. The voltage rating of the diode must be higher than maximum output voltage. The diode's average and peak current rating should exceed the average output current and peak inductor current.

Internal 10V LDO:

VCC is the output of internal LDO. Connect a 1uF capacitor from VCC pin to ground. This LDO provides 10V power supply for the external MOSFET gate driver. The typical dropout voltage of the LDO is 200mV. VCC drops to 0 when the IC shuts down.

Open LED Protection:

When any LED string is open, the respective LEDx pin will be pulled to ground. SY7728F continues charging the output voltage until over voltage protection is triggered. Then the part stops switching and checks the condition of all the LEDx pins. The part will mark off and disable the one which voltage is below 100mV. Then the output of boost slowly drops because of the load current. The IC resumes switching once the V_{OUT} goes back to the regulation value. When all LED strings are open, over voltage protection is triggered, the IC will turn off the boost converter.

Short LED Protection:

When any diode on the LED string becomes shorted, the LEDx voltage on that string may exceed V_{SCP_TH} (typical 8V), and short LED fault is detected. If short LED fault lasts for more than 15mS (typical value), the IC will mark off and disable that string. When all strings are marked off, the IC will also latch off the boost converter. Recycling input power or enable signal to turn on the disabled string after fault condition is removed.

No Rectifier Diode Protection:

When the chip is enabled, SY7728F will check the connection of the rectifier diode by sensing the voltage on OVP pin. If the voltage on OVP pin is lower than V_{OSP_TH} (typical 40mV), the IC will shut down.

Peak Current Limitation:

The device employs cycle by cycle current limitation to protect the main FET of Boost circuit. When the peak current sensing voltage (V_{ISEN}) exceeds 480mV (typical value), the device will turn off the main FET. The FET will turn on again until next clock signal arrives.

Diode/Inductor Short-Circuit Protection:

When Diode/Inductor Short is happened, the current flow through Boost MOSFET will increase significantly. If the voltage on ISEN pin exceeds approximately 0.58V during the ON period of the boost MOSFET. If the short last for about 15ms during PWM on time, The IC will shut off and stay latched after timer expires. Timer will be reset if ISEN pin voltage drops below 0.58V for eight (8) consecutive clock cycles.

Over Temperature Protection:

To prevent the IC from over temperature, the device will shutdown when the junction temperature exceeds 150° C. When the junction temperature decrease to 130° C, IC will resume to switching.

Abnormal Working when VIN>VLED:

If VIN>LED Forward Voltage at EN on, which may cause VLEDX>LED regulation voltage last for about

15ms then the boost converter will be latched off. Need to avoid such application condition.

High Output Voltage Application:

In applications when the LED string voltage is higher than the maximum voltage rating of LEDx pins, a high voltage rating external MOSFET can be used as shown below to prevent the IC from damage.



Multiple Controllers in Parallel Operation:

For applications having more than 4 LED strings, designer can use multiple controllers for parallel operation. A reference circuit is illustrated in Figure 2.Both controllers share the common Boost converter power train for 8 strings of LED operation.

Layout Design:

Proper PCB layout and components placement are critical to the performance of the IC and to prevent noise and electromagnetic interference problems. Following are some rules for the PCB layout:

- 1) The loop of main FET, rectifier diode, and output capacitor must be as short as possible
- 2) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.
- 3) C_{IN} must be close to Pins IN and GND. The loop area formed by C_{IN} and GND must be minimized.
- 4) The PCB copper area associated with main FET drain must be minimized to avoid the potential noise problem.
- 5) The small signal components must be placed close to IC and must NOT be adjacent to the main FET drain net on the PCB layout to avoid the noise problem.
- 6) The GND of ceramic capacitor of C_{ADIM} must be placed as closed as GND pin (pin 15) to avoid noise interference in analog dimming application.
- 7) Boost rectifier diode/inductor short protection is achieved by detecting the voltage between ISEN pin (pin 6) and GND pin (pin 15).The current is very high when short fault occurs, the trace between the source pole of boost main FET and current sense resistor, the trace between the drain pole of boost main FET and anode of boost rectifier diode/inductor must be as short and wide as possible.

SOP16 Package Outline & PCB Layout







SOP16E Package Outline & PCB Layout





Feeding direction \longrightarrow

2. Carrier Tape & Reel specification for packages



3. Others: NA

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
March 16, 2021	Revision 0.9B	Add Abnormal Working when VIN>VLED
January 7,2020	Revision 0.9A	Update the formula in application information
April 17,2019	Revision 0.9	Initial Release

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2021 Silergy Corp.

All Rights Reserved.