Stereo, Differential Input Cap-Free Line Driver

### **Features**

- Operating Voltage: 2.3V~5.5V
- Differential Input
- Ground Reference Output
  - No Output Capacitor Required (for DC Blocking)
  - Save the PCB Space
  - Reduce the BOM Costs
  - Improve the Low Frequency Response
  - Low Noise and THD+N
  - SNR > 108dB

.

- Noise < 8mV<sub>rms</sub>
- THD+N < 0.02% at 20Hz~20kHz
- Output Voltage Swing Can Reach 2.1Vrms/Ch into 2.5kWat V<sub>DD</sub>=3.3V
- High PSRR: 80dB at 217Hz
- Fast Start-up Time: 500ms
- Integrate the De-Pop Circuitry
- Thermal and Short-Circuit Protection
- Surface-Mount Packaging
  - SOP-14
  - TSSOP-14
- Lead Free and Green Devices Available (RoHS Compliant)

# **Applications**

- Set-Top Boxes
- CD/DVD Players
- LCD TVs
- HTIBs (Home Theater in Box)

# **General Description**

The APA2172 is a stereo, differential input, single supply, and cap-free line driver, which is available in SOP-14 and TSSOP-14 packages.

The APA2172 is ground-reference output, and doesn't need the output capacitors for DC blocking. The advantages of eliminating the output capacitor are saving the cost, eliminating component height, and improving the low frequency response.

The external gain setting is recommended using from  $\pm 1$ V/V to  $\pm 10$ V/V. High PSRR provides increased immunity to noise and RF rectification. APA2172 has shutdown and under-voltage detector function for Depop solution. The APA2172 is capable of driving 2.1V<sub>rms</sub> at 3.3V into 2.5k $\Omega$  load, and provides short-circuit and thermal protection.

# **Simplified Application Circuit**



# **Pin Configuration**



# **Ordering and Marking Information**



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

# Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
V <sub>PGND_GND</sub>	PGND to GND Voltage	-0.3 to 0.3	
V <sub>DD</sub>	Supply Voltage (VDD to GND and PGND)	-0.3 to 6.0	
	Input Voltage (SDN to GND)	$V_{GND}$ -0.3 to $V_{DD}$ +0.3	
V <sub>SS</sub>	VSS to GND and PGND Voltage	-6.0 to 0.3	V
Vout	ROUT and LOUT to GND Voltage	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	
V <sub>CPP</sub>	CPP to PGND Voltage	V <sub>PGND</sub> -0.3 to V <sub>DD</sub> +0.3	
V <sub>CPN</sub>	CPN to PGND Voltage	$V_{SS}$ -0.3 to $V_{PGND}$ +0.3	
TJ	Maximum Junction Temperature	150	
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
	Maximum Soldering Temperature Range, 10 Seconds	260	
PD	Power Dissipation	Internally Limited	W

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **Thermal Characteristics**

Symbol	Parameter	Typical Value	Unit
$\theta_{JA}$	Thermal Resistance - Junction to Ambient <sup>(Note 2)</sup> TSSOP-14 SOP-14		°C/W

Note 2: Please refer to "Thermal Pad Consideration". 2 layered 5 in2 printed circuit boards with 2oz trace and copper through several thermal vias. The thermal pad is soldered on the PCB.

# **Recommended Operating Conditions**

Symbol	Parameter	Rai	Unit		
Symbol	Farameter	Parameter			Unit
V <sub>DD</sub>	Supply Voltage		2.3	5.5	
VIH	High Level Threshold Voltage SDN		1.0	-	V
VIL	Low Level Threshold Voltage SDN		-	0.35	
T <sub>A</sub>	Operating Ambient Temperature Range		-40	85	°C
TJ	Operating Junction Temperature Range	-40	125	°C	
RL	Load Resistance		16	100k	Ω

# **Electrical Characteristics**

 $V_{_{DD}}=3.3V, V_{_{GND}}=V_{_{PGND}}=0V, V_{_{SDN}}=V_{_{DD}}, C_{_{CPF}}=C_{_{CPO}}=1\mu F, C_i=1\mu F, R_{_L}=2.5k\Omega, T_{_A}=25^{\circ}C, R_i=10k\Omega, R_i=20k\Omega \text{ (unless otherwise noted)}$ 

O	Deremeter	Test Conditions		11-14		
Symbol	Parameter	lest Conditions	Min.	Тур.	Max.	Unit
I <sub>DD</sub>	V <sub>DD</sub> Supply Current		-	10	15	mA
I <sub>SD</sub>	V <sub>DD</sub> Shutdown Current	V <sub>SDN</sub> =0V	-	1	5	μA
I <sub>I</sub>	Input Current	SDN	-	0.1	-	μA
CHARGE PU	MP					
f <sub>osc</sub>	Switching Frequency		400	500	600	kHz
$R_{eq}$	Equivalent Resistance		-	21	25	Ω
DRIVERS	·					•
A <sub>VO</sub>	Open Loop Voltage Gain		80	100	-	dB
GW	Unity Gain Bandwidth		8	10	-	MHz
V <sub>SR</sub>	Slew Rate		-	4.5	-	V/µs
V <sub>os</sub>	Output Offset Voltage	$V_{\text{DD}}\text{=}2.3\text{V}$ to 5.5V, $R_{\text{L}}\text{=}2.5\text{k}\Omega$	-5	-	5	mV
V <sub>N</sub>	Output Noise	$R_i=10k\Omega$ , $R_f=10k\Omega$	-	8	15	$\mu V_{rms}$
T <sub>start-up</sub>	Start-up Time		-	500	-	μs
PSRR	Power Supply Rejection Ratio	$\begin{array}{l} V_{DD}{=}2.3V \text{ to } 5.5V, V_{rr}{=}200mV_{rms} \\ f_{in}{=}\ 217Hz \\ f_{in}{=}\ 1kHz \\ f_{in}{=}\ 20kHz \end{array}$	-	-80 -80 -50	-60 -60 -45	dB
CL	Maximum Capacitive Load		-	220	-	pF
$V_{\text{ESD}}$	ESD Protection	OUTR, OUTL	-	8	-	kV

# **Electrical Characteristics (Cont.)**

 $V_{_{DD}}=3.3V, V_{_{GND}}=V_{_{PGND}}=0V, V_{_{\overline{SDN}}}=V_{_{DD}}, C_{_{CPF}}=C_{_{CPO}}=1\mu F, C_{_i}=1\mu F, R_{_L}=2.5k\Omega, T_{_A}=25^{\circ}C, R_{_i}=10k\Omega, R_{_f}=20k\Omega \text{ (unless otherwise noted)}$ 

0h.al	Barrantan	Test Oser littere		11		
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage (Stereo, In Phase)	$\begin{array}{l} \text{THD+N=1\%, f_{in}=1kHz} \\ \text{R}_{L}=2.5k\Omega \\ \text{R}_{L}=100k\Omega \end{array}$	2.0	2.1 2.3	-	v
P	Output Power (Stereo, In	THD+N=1%, $f_{in}$ =1kHz R <sub>L</sub> =32 $\Omega$	-	15	-	
Po	Phase)	$\label{eq:VDD} \begin{array}{l} \text{VDD=5V} \\ \text{THD+N=1\%, } \textbf{f}_{\text{in}} \text{=} 1 \text{kHz} \\ \textbf{R}_{\text{L}} \text{=} 32 \Omega \end{array}$	-	40	-	mW
THD+N	Total Harmonic Distortion Plus	$\begin{array}{l} V_{\text{O}}{=}2V_{\text{rms}}, R_{\text{L}}{=}2.5 \text{k}\Omega \\ f_{\text{in}}{=}20\text{Hz} \\ f_{\text{in}}{=}1\text{kHz} \\ f_{\text{in}}{=}20\text{kHz} \end{array}$	-	0.02 0.001 0.02	- 0.002 -	%
THD+N	Noise	Po=10mW, RL=32Ω,f <sub>in</sub> =1kHz	-	0.03	-	70
		VDD=5V, Po=30mW, RL=32Ω, f <sub>in</sub> =1kHz	-	0.03	-	
Crosstalk	Channel Separation	$\begin{array}{l} V_{0} = 2 V_{rms}, \ R_{L} = 2.5 k\Omega \\ f_{in} = 20 Hz \\ f_{in} = 1 kHz \\ f_{in} = 20 kHz \end{array}$	-	100 100 90	-	dB
S/N	Signal to Noise Ratio	$\begin{array}{l} V_{0} = 2 V rms, \ R_{L} = 2.5 k \Omega, \ R_{i} = 10 k \Omega, \\ R_{f} = 10 k \Omega, \\ With \ A-weighting \ Filter \end{array}$	102	108	-	dB
T <sub>SD</sub>	Thermal Shutdown Protection Temperature		-	150	-	°C
UVP FUNCTI	ON					•
V <sub>UVP</sub>	External Under Voltage Detection		-	1.25	-	V
I <sub>HYS</sub>	External Under Voltage Detection Hysteresis Current		-	5.0	-	μA



# **Typical Operating Characteristics**









THD+N vs. Output Voltage







0.001

20

100



**Typical Operating Characteristics** 





1k

Frequency (Hz)

10k 20k



**THD+N vs. Frequency** 







# **Typical Operating Characteristics (Cont.)**

**Crosstalk vs. Frequency** 



**Output Noise Voltage vs. Frequency** 





**Output Noise Voltage vs. Frequency** 



**PSRR vs. Frequency** 





# **Typical Operating Characteristics (Cont.)**





**GSM Power Supply Rejection vs. Time** 





**GSM Power Supply Rejection vs. Frequency** 



# **Operating Waveforms**



 $\begin{array}{l} \mbox{CH1: } V_{DD}, \mbox{1V/Div, DC} \\ \mbox{CH2: } V_{LOUT}, \mbox{20mV/Div, DC} \\ \mbox{CH3: } V_{ROUT}, \mbox{20mV/Div, DC} \\ \mbox{TIME:10ms/Div} \end{array}$ 

# 1► 2► 3►

**Output Transient at Power Off** 

 $\begin{array}{l} \mbox{CH1: } V_{DD}, \ 1 \mbox{V/Div, DC} \\ \mbox{CH2: } V_{LOUT}, \ 20 \mbox{mV/Div, DC} \\ \mbox{CH3: } V_{ROUT}, \ 20 \mbox{mV/Div, DC} \\ \mbox{TIME:2ms/Div} \end{array}$ 



Shutdown Release

 $\begin{array}{l} \text{CH1: } V_{\overline{\text{SD}}}, 1\text{V/Div, DC} \\ \text{CH2: } V_{\text{LOUT}}, 1\text{V/Div, DC} \\ \text{CH3: } V_{\text{ROUT}}, 1\text{V/Div, DC} \\ \text{TIME:1ms/Div} \end{array}$ 

#### Shutdown



 $\begin{array}{l} \mbox{CH1: } V_{\overline{\text{SD}}}, 1\mbox{V/Div, DC} \\ \mbox{CH2: } V_{\text{LOUT}}, 1\mbox{V/Div, DC} \\ \mbox{CH3: } V_{\text{ROUT}}, 1\mbox{V/Div, DC} \\ \mbox{TIME:1}\mbox{ms/Div} \end{array}$ 

# **Pin Description**

	PIN				PIN		FUNCTION
NO.	NAME	- I/O/P	FUNCTION				
1	RINP	I	Right channel non-inverting input.				
2	RINN	I	Right channel inverting input.				
3	ROUT	0	Right channel output.				
4	GND	Р	Signal ground.				
5	SDN	I	Shutdown mod control input signal, pull low for shutdown headphone driver. This pin should be connect a $100\Omega$ Protection Resistor.				
6	VSS	Р	Headphone driver negative power supply.				
7	CPN	I/O	Charge pump flying capacitor negative connection.				
8	CPP	I/O	Charge pump flying capacitor positive connection.				
9	VDD	Р	Supply voltage input.				
10	PGND	Р	Power ground.				
11	UVP	I	Under voltage protection input. Floating or Pull "H" to disable this function.				
12	LOUT	0	Left channel output.				
13	LINN	I	Left channel inverting input.				
14	LINP	Ι	Left channel non-inverting input.				

# **Block Diagram**



# **Typical Application Circuit**

#### Line Driver Amplifier



# **Typical Application Circuit (Cont.)**

#### Line Driver Amplifier (Cont.)



#### 1. Differential



# **Typical Application Circuit (Cont.)**

Second-Order Active Low-Pass Filter

#### 2. Inverting



## **Function Description**

**Line Driver Operation** 



Figure 1. Cap-free Operation

The APA2172's line drivers use a charge pump to invert the positive power supply ( $V_{DD}$ ) to negative power supply ( $V_{SS}$ ), see figure1. The headphone drivers operate at this bipolar power supply ( $V_{DD}$  and  $V_{SS}$ ) and the outputs reference refers to the ground. This feature eliminates the output capacitor that is using in conventional single-ended headphone drive amplifier. Compare with the single power supply amplifier, the power supply range has almost doubled.

#### **Thermal Protection**

The thermal protection circuit limits the junction temperature of the APA2172. When the junction temperature exceeds  $T_J$ =+150°C, a thermal sensor turns off the driver, allowing the devices to cool. The thermal sensor allows the driver to start-up after the junction temperature down about 125°C. The thermal protection is designed with a 25°C hysteresis to lower the average  $T_J$  during continuous thermal overload conditions, increasing lifetime of the ICs.

#### **Shutdown Function**

In order to reduce power consumption while not in use, the APA2172 contains shutdown controllers to externally turn off the amplifier bias circuitry. This shutdown feature turns the amplifier off when logic low is placed on the SDN pins for the APA2172. The trigger point between a logic high is 1.0V and logic low level is 0.35V. It is recommended to switch between ground and the supply voltage  $V_{DD}$  to provide maximum device performance. By switching the SDN pins to a low level, the amplifier enters a low-consumption current circumstance, charge pump is disabled, and  $I_{DD}$  for the APA2172 is in shutdown mode. In normal operating, the APA2172's SDN pins should be pulled to a high level to keep the IC out of the shutdown mode. The SDN pins should be tied to a definite voltage to avoid unwanted circumstance changes.

#### **Under-Voltage Protection**

External under voltage detection can be used to shutdown the APA2172 before an input device can generate a pop. The shutdown threshold at the UVP pin is 1.25V. The user selects a resistor divider to obtain the shutdown threshold and hysteresis for the specific application. The thresholds can be determined as below:

VUVP = (1.25-6µAxR3) x (R1+R2)/R2

Hysteresis = 
$$5\mu A \times R3 \times (R1+R2)/R2$$

With the condition: R3>>R1//R2

For example, to obtain  $V_{UVP}$ =3.8V and 1V hysteresis, R1=  $3k\Omega$ , R2=1 $k\Omega$  and R3=50 $k\Omega$ .



Figure 2. Under-Voltage Protection

## **Application Information**

#### Using The APA2172 As A Second-Order Filter

Several audio DACs used today require an external lowpass filter to remove out-of-band noise. This is possible with the APA2172, as it can be used like a standard Operational Amplifier. Several filter topologies can be implemented, both single-ended and differential. In Figure 3, a multi-feedback (MFB) with differential input and single-ended input is shown.

An ac-coupling capacitor to remove dc content from the source is shown; it serves to block any dc content from the source and lowers the dc-gain to 1, helping reducing the output dc-offset to minimum.



Figure 3. Second-Order Active Low-Pass Filter

Gain (V/V)	High Pass (Hz)	Low Pass (kHz)	C1 (pF)	C2 (pF)	C3 (nF)	R1 (k <b>W)</b>	R2 (k <b>W)</b>	R3 (k <b>W)</b>
-1	1.6	40	100	680	10	10	10	24
-1.5	1.3	40	68	680	15	8.2	12	30
-2	1.6	60	33	150	6.8	15	30	47
-2	1.6	30	47	470	6.8	15	30	43
-3.33	1.2	30	33	470	10	13	43	43
-10	1.5	30	22	1000	22	4.7	47	27

Table 1: Filter Specifications.

For Inverting Input, The overall gain is:

$$A_{\rm V} = -\frac{R2}{R1} \tag{1}$$

The high pass filter's cutoff frequency is:

$$f_{c(highpass)} = \frac{1}{2\pi R 1 C 3}$$
(2)

The low pass filter's cutoff frequency is:

$$f_{c(lowpass)} = \frac{1}{2\pi\sqrt{R2R3C1C2}}$$
(3)

Input Capacitor, C



Figure 4. Typical Application Circuit

In the typical application, an input capacitor,  $C_i$ , is required to allow the amplifier to bias the input signal to the proper DC level for optimum operation. In this case,  $C_i$  and the minimum input impedance  $R_i$  from a high-pass filter with the corner frequency are determined in the following equation:

$$f_{c(highpass)} = \frac{1}{2\pi R_i C_i}$$
(4)

The value of C<sub>i</sub> must be considered carefully because it directly affects the low frequency performance of the circuit. R<sub>i</sub> is the external input resistance that typical value is  $10k\Omega$  and the specification calls for a flat bass response down to 20Hz. Equation is reconfigured as below:

$$C_{i} = \frac{1}{2\pi R_{i} f_{c(highpass)}}$$
(5)

When the input resistance variation is considered, the  $C_i$  is  $0.8\mu$ F, so a value in the range of  $1\mu$ F to  $2.2\mu$ F would be chosen. A further consideration for this capacitor is the leakage path from the input source through the input network ( $R_i + R_r$ ,  $C_i$ ) to the load.

This leakage current creates a DC offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the negative side of the capacitor should face the amplifiers' input in most applications because the DC level of the amplifiers' input is held at GND. Please note that it is important to confirm the capacitor polarity in the application.

#### Input Resistor, R<sub>i</sub>

The gain of the APA2172 is be set by the external input resistor  $(R_i)$  and external feedback resistor  $(R_i)$ . Please see the figure 4.

## **Application Information (Cont.)**

#### Input Resistor, R<sub>i</sub>(Cont.)

$$Gain (A_V) = \frac{R_f}{R_i}$$
(6)

The external gain setting is recommended using from -1V/V to -10V/V, and the R<sub>i</sub> is in the range from  $1k\Omega$  to  $47k\Omega$ . It's recommended to use 1% tolerance resistor or better. Keep the input trace as short as possible to limit the noise injection.

The gain is recommended to set -1V/V, and R<sub>i</sub> is 10kΩ, and R<sub>i</sub> is 10kΩ.

#### Feedback Resistor, R<sub>r</sub>

Refer the figure 4, the external gain is setting by R<sub>i</sub> and R<sub>i</sub>; and the gain setting is recommended using from -1V/V to -10V/V. The R<sub>f</sub> is in the range from 4.7k $\Omega$  to 100k $\Omega$ . It's recommended to use 1% tolerance resistor or better.

#### Power Supply Decoupling, C<sub>s</sub>

The APA2172 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD+N) is as low as possible. Power supply decoupling also prevents the oscillations being caused by long lead length between the amplifier and the speaker.

The optimum decoupling is achieved by using two different types of capacitors that target on different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically  $0.1\mu$ F, is placed as close as possible to the device VDD and PVDD lead for the best performance. For filtering lower frequency noise signals, a large aluminum electrolytic capacitor of  $10\mu$ F or greater placed near the audio power amplifier is recommended.

#### Charge Pump Flying Capacitor, C<sub>CPF</sub>

The flying capacitor affects the load transient of the charge pump. If the capacitor's value is too small, then that will degrade the charge pump's current driver capability and the performance of line drive amplifier.

Increasing the flying capacitor's value will improve the load transient of charge pump. It is recommended using the low ESR ceramic capacitors (X7R type is recommended) above  $1\mu$ F.

#### Charge Pump Output Capacitor, C<sub>CPO</sub>

The output capacitor's value affects the power ripple directly at  $CV_{ss}$  ( $V_{ss}$ ). Increasing the value of output capacitor reduces the power ripple. The ESR of output capacitor affects the load transient of  $CV_{ss}$  ( $V_{ss}$ ). Lower ESR and greater than 1µF ceramic capacitor is a recommendation.

#### Layout Recommendation



SOP-14 Land Pattern Recommendation



**TSSOP-14 Land Pattern Recommendation** 

# Package Information

TSSOP-14



Ş	TSSOP-14					
SY MBOL	MILLIME	TERS	INC	IES		
O L	MIN.	MAX.	MIN.	MAX.		
А		1.20		0.047		
A1	0.05	0.15	0.002	0.006		
A2	0.80	1.05	0.031	0.041		
b	0.19	0.30	0.007	0.012		
с	0.09	0.20	0.004	0.008		
D	4.90	5.10	0.193	0.201		
E	6.20	6.60	0.244	0.260		
E1	4.30	4.50	0.169	0.177		
е	0.65 BSC		0.026	BSC		
L	0.45	0.75	0.018	0.030		
θ	0°	8 °	0°	8°		

Note : 1. Follow from JEDEC MO-153 AB-1.

2. Dimension "D" does not include mold flash, protrusions

or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.

3. Dimension "E1" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.

# **Package Information**

SOP-14



S	SOP-14					
SY MBOL	MILLIM	MILLIMETERS		HES		
L D	MIN.	MAX.	MIN.	MAX.		
Α		1.75		0.069		
A1	0.10	0.25	0.004	0.010		
A2	1.25		0.049			
b	0.31	0.51	0.012	0.020		
с	0.17	0.25	0.007	0.010		
D	8.55	8.75	0.337	0.344		
Е	5.80	6.20	0.228	0.244		
E1	3.80	4.00	0.150	0.157		
е	1.27	BSC	0.050	) BSC		
h	0.25	0.50	0.010	0.020		
L	0.40	1.27	0.016	0.050		
θ	<b>0</b> °	8 °	0°	8°		

Note: 1. Follow JEDEC MS-012 AB.

2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.

 Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.



# **Carrier Tape & Reel Dimensions**

Application	Α	Н	T1	С	d	D	W	E1	F
	330.0 £.00	50 MIN.	16.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 <b>±</b> 0.30	1.75 <b>±</b> 0.10	5.50 ±0.10
TSSOP-14	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.00 <b>±</b> 0.10	8.00 <b>±</b> 0.10	2.00 <b>±</b> 0.10	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.40 <b>±</b> 0.20	5.20 <b>±</b> 0.20	1.60 ±0.20
Application	Α	Н	T1	С	d	D	W	E1	F
	330.0 £.00	50 MIN.	16.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	16.0 <b>±</b> 0.30	1.75 <b>±</b> 0.10	7.50 <b>±</b> 0.10
SOP-14	P0	P1	P2	D0	D1	Т	A0	B0	K0

(mm)

# **Devices Per Unit**

Package Type	Unit	Quantity
TSSOP-14	Tape & Reel	2500
SOP-14	Tape & Reel	2500

# **Taping Direction Information**

TSSOP-14



#### SOP-14



## **Classification Profile**



# **Classification Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly			
<b>Preheat &amp; Soak</b> Temperature min (T <sub>smin</sub> ) Temperature max (T <sub>smax</sub> ) Time (T <sub>smin</sub> to T <sub>smax</sub> ) (t <sub>s</sub> )	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds			
Average ramp-up rate (T <sub>smax</sub> to T <sub>P</sub> )	3 °C/second max.	3 °C/second max.			
Liquidous temperature (T <sub>L</sub> ) Time at liquidous (t <sub>L</sub> )	183 °C 60-150 seconds	217 °C 60-150 seconds			
Peak package body Temperature (T <sub>p</sub> )*	See Classification Temp in table 1	See Classification Temp in table 2			
Time $(t_P)^{**}$ within 5°C of the specified classification temperature $(T_c)$	20** seconds	30** seconds			
Average ramp-down rate ( $T_p$ to $T_{smax}$ )	6 °C/second max.	6 °C/second max.			
Time 25°C to peak temperature	6 minutes max.	8 minutes max.			
* Tolerance for peak profile Temperature (T <sub>p</sub> ) is defined as a supplier minimum and a user maximum. ** Tolerance for time at peak profile temperature (t <sub>p</sub> ) is defined as a supplier minimum and a user maximum.					

# **Classification Reflow Profiles (Cont.)**

<b>T</b>		<u>o</u> ,	<b>-</b>	· \
Table 1. SnPb E	utectic Process –	Classification	l emperatures (	(IC)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> ³350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350-2000	Volume mm <sup>3</sup> >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

# **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T <sub>j</sub> =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
тст	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 <sub>tr</sub> 100mA

# **Customer Service**

#### Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan Tel : 886-3-5642000 Fax : 886-3-5642050

Taipei Branch :

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan Tel : 886-2-2910-3838 Fax : 886-2-2917-3838