

SGM41526/SGM41527 1.6MHz Synchronous Li-Ion and Li-Polymer Stand-Alone Battery Chargers with Automatic Power Path Selector

FEATURES

- 4A Synchronous 1.6MHz PWM Charger
 - Cycle-by-Cycle Current Limit
 - Integrated 24V Switching MOSFETs
 - Integrated Bootstrap Diode
 - Digital Soft-Start
- Up to 95.2% Charge Efficiency
- 30V Absolute Maximum Input Voltage Rating with Adjustable Over-Voltage Threshold
- 4.5V to 22V Input Operating Voltage Range
- Automatic Power Path Selector (Battery/Adapter)
- Dynamic Power Management (DPM)

TYPICAL APPLICATION

- Battery Charge Voltage
 - SGM41526: Select 2-, 3-, or 4-Cell with 4.2V/Cell
 - SGM41527: Adjustable Charge Voltage
- Less than 18µA Battery Current (No Adapter)
- Less than 1.3mA Input Current (Charge Disabled)

- High Accuracy
 - ±0.5% Charge Voltage Regulation
 - ±4% Charge Current Regulation
 - ±4% Input Current Regulation
- Safety
 - Thermal Regulation (Current Limit for T_J = +120°C)
 - Thermal Shutdown
 - Battery Thermistor Sense Hot/Cold Charge Suspend
 - Input Under-Voltage Lockout (UVLO)
 - Input Over-Voltage (ACOV) Protection

APPLICATIONS

Tablet PCs

Portable Terminals and Printers Portable Medical Equipment Battery Backup Systems

R_{AC} 02 10mΩ V_{SYS} System 12V Adapter 🕞 Input I_{OUT} * F Ð Ð R_{IN} -₁N ≶ 2Ω ≶ Ċ₁₁ ć, Ö12 R₁₂ 0.1µF 0.1µF 10µF 4.02kΩ C_{IN} 2.2μF ACP ACN PVCC R₁₄ 1kΩ CMSRC nBATDRV Ţ WN 🕂 Q3 R₁₁ 4.02kΩ≥ Т R_{SR} 10mΩ ACDRV 3.3µH V_{BAT} $R_6 1M\Omega$ SW OVPSET R₇ C .C₁₀ C_5 SGM41526 D1 Ca 100kΩ D4 0.047uF 10µF 10µF 0.1µF D2 $R_1 10\Omega$ VBAT BTST AVCC C₁ 1µF_ IBAT REGN C V_{REF} 1μF VREF R_2 R₄ PGND -D 232kΩ ≶ 100kΩ ≥ C₇ ISET R 0.1µF R 103AT 32.4kΩ≷ SRF VRE SRN ACSET Ra C_2 5.23kΩ 1μĒ R Floating CELL тs 22.1kΩ R₁₀ C₃ 0.1µF R Thermal 1.5kO 30.1kΩ Pad TTC STAT (AGND) Ď3 Д

Figure 1. SGM41526 Typical Application Circuit (with a 2-Cell Battery)



GENERAL DESCRIPTION

The SGM41526 and SGM41527 are stand-alone Li-Ion and Li-polymer battery chargers and power path management devices with integrated PWM switches for the charger. They also include gate drivers for external power path selector MOSFETs. The synchronous PWM controller runs at a fixed frequency (1.6MHz) and is capable of accurate regulation of charge voltage, charge current and input current. They are capable of continuous battery pack temperature monitoring in which the charge is only allowed when the temperature is within the desired range. The SGM41526 can charge 2-, 3- or 4-cell (selected by CELL pin); while the SGM41527 has an adjustable charge voltage for up to 4 cells. In the SGM41527, the FB pin is used for charge voltage regulation (feedback) using an internal 2.1V reference and comparator.

Typically, a full battery charging cycle has three consequent phases: pre-conditioning, constant current and constant voltage. The charge current is small during the pre-conditioning phase in which battery is heavily depleted. When the battery voltage exceeds a threshold voltage, the charge current increases to its maximum (fast charge current) until the battery voltage reaches its regulation level. Then the voltage is regulated and charge current drops. The starting phase is determined by the initial battery state of charge sensed through the battery voltage. Charging is terminated when the charge current drops below 10% of the fast charge value. A programmable safety charge timer is provided to prevent prolonged charging if for any reason it is not naturally terminated. A charge cycle is automatically started (or restarted) if the battery voltage falls below a predetermined threshold.

The device enters low quiescent current sleep mode if the input voltage falls below the battery voltage.

The SGM41526 and SGM41527 use dynamic power management (DPM) to prevent overloading of the input source (AC adaptor). With DPM, the output charge current is reduced if the input power limit is reached. A precision current-sense amplifier measures the input current to monitor the overall system power.

Gate driver outputs are provided for power path selection that can be realized by 3 external switches. Two N-type back-to-back MOSFETs (Q1, Q2) are used as input pair (adapter power in and reverse blocking control) along with a P-type (Q3) that is used to control the battery connection to the system bus. When a qualified adapter is present, the system is directly connected to the input (adapter) and is powered from the input source. Otherwise, the system is connected to the battery by the device. In addition, the power path control prevents battery from boosting back and powering the input.

The SGM41526 and SGM41527 can charge the battery from a DC source with a voltage as high as 22V. This range covers common adapter voltages and the car battery voltage. The input over-voltage limit is adjustable and if a high DC voltage is inserted, Q1 and Q2 remain off to prevent damage to the system.

For 1-cell applications (only applicable to SGM41527), if the battery is not removable, the design can be simplified by direct connection of the battery to the system. In this configuration, the battery can automatically assist the input source if it is overloaded.

The SGM41526 and SGM41527 are available in a Green TQFN-5.5×3.5-24L package. It can operate over an ambient temperature range of -40°C to +85°C.



PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM41526	TQFN-5.5×3.5-24L	-40°C to +85°C	SGM41526YTQQ24G/TR	SGM41526 YTQQ XXXXX	Tape and Reel, 3000
SGM41527	TQFN-5.5×3.5-24L	-40°C to +85°C	SGM41527YTQQ24G/TR	SGM41527 YTQQ XXXXX	Tape and Reel, 3000

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.



Vendor Code

Trace Code

Date Code - Year

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

AGND Referenced Voltages	
PVCC	0.3V to 24V
AVCC, ACP, ACN, ACDRV, CMSRC, STA	T0.3V to 30V
BTST	0.3V to 30V
nBATDRV, SRP, SRN	0.3V to 24V
SW	2V to 24V
FB (SGM41527)	0.3V to 24V
CELL (SGM41526), OVPSET, REGN, TS,	TTC
	0.3V to 7V
VREF, ISET, ACSET	0.3V to 3.6V
PGND	0.3V to 0.3V
Differential Voltages	
SRP-SRN, ACP-ACN	0.5V to 0.5V
Package Thermal Resistance	
TQFN-5.5×3.5-24L, θ _{JA}	TBD°C/W
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C

RECOMMENDED OPERATING CONDITIONS

Input Voltage Range, V _{IN}	4.5V to 22V
Output Voltage, V _{BAT}	18V (MAX)
Output Current Range (R _{SR} = 10mΩ), I _{OUT}	0.6A to 4A
Maximum Differential Voltage	
SRP-SRN, ACP-ACN20	0mV to 200mV
Operating Temperature Range	40°C to +85°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.



SGM41526 SGM41527

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	TYPE	FUNCTION
1, 24	SW	Р	Switching Node. Connect SW pin to the output inductor and also to a bootstrap capacitor from BTST pin.
2, 3	PVCC	Р	Charger Input Voltage. Decouple with at least 10μ F ceramic capacitor from PVCC pin to PGND placed as close as possible to IC.
4	AVCC	Ρ	IC Supply Power. Place an RC filter $(10\Omega-1\mu F)$ with ceramic capacitor from input power to AVCC pin to AGND and place capacitor close to the IC. For 5V input, a minimum 5 Ω resistor is recommended. The device under-voltage lockout (UVLO) is sensed on AVCC pin (typically 3.3V rising with 0.21V hysteresis).
5	ACN	I	Adapter Current Sense Resistor Negative Input. A 0.1μ F ceramic capacitor is placed from ACN to ACP for differential-mode filtering. An optional 0.1μ F ceramic capacitor is placed from ACN pin to AGND for common-mode filtering.
6	ACP	P/I	Adapter Current Sense Resistor Positive Input. A 0.1μ F ceramic capacitor is placed from ACN pin to ACP pin to provide differential-mode filtering. A 0.1μ F ceramic capacitor is placed from ACP pin to AGND for common-mode filtering.
7	CMSRC	0	Connect with a $4.02k\Omega$ Resistor to the Common Source of the Input MOSFET ACFET (Q1) and RBFET (Q2) to Control the Turn-On Speed and Limit Inrush Current. The external resistor between ACDRV pin and CMSRC pin must be $500k\Omega$ or larger.
8	ACDRV	0	Gate Driver Output for Input Switches. Connect with a 4.02Ω resistor to the common gate of the external N-channel ACFET and RBFET (reverse conduction blocking) power MOSFETs. Connect both FETs as common source. It has a break-before-make logic with respect to the nBATDRV and acts asymmetrical allowing quick turn-off and slow turn-on.
9	STAT	0	Open-Drain Charge Status Output Pin with 10kΩ Internal Pull-Up to the Power Rail. It can be used to drive a status LED or to communicate with the host processor. The STAT pin acts as follows: During charge: low (LED ON). Charge completed, charger in sleep mode or charge disabled: high (LED OFF). Charge suspend (in response to a fault): 0.5Hz, including charge suspend, input over-voltage, battery over-voltage, timer fault and battery absent. (LED BLINKS).

PIN DESCRIPTION (continued)

PIN	NAME	TYPE	FUNCTION
10	TS	Ι	Temperature Qualification Voltage Input. Connect to a negative temperature coefficient thermistor (NTC) that is sensing the battery temperature. A resistor divider from VREF to TS to AGND can be used to program the hot and cold temperature window which can be set from 5°C to 40°C or wider. It is recommended to use a 103AT type thermistor for battery pack temperature sensing.
11	ттс	Ι	Safety Timer and Termination Control. Set the fast charge safety timer by connecting a capacitor from this pin to AGND with a rate of 5.6min/nF. Pre-charge timer is fixed to 30 minutes. Safety timer is disabled by pulling this pin low or high, but charge termination is disabled only when it is pulled low.
12	VREF	Ρ	3.3V Voltage Reference Output Internally Powered from AVCC Pin. Decouple with a 1 μ F ceramic capacitor from VREF pin to AGND close to the IC. VREF is used for programming ISET, ACSET and TS pins. It can also serve as pull-up rail for STAT and CELL pins.
13	ISET	I	Program Pin for Charge Current Settings. The voltage on this pin and the charge shunt resistor R_{SR} determine the fast charge current. V_{ISET} voltage can be set by a resistor divider (VREF-ISET-AGND). $I_{CHG} = \frac{V_{ISET}}{20 \times R_{SR}}$ The pre-charge and termination currents are internally set to 10% of the I_{CHG} . The charger disables when ISET voltage is pulled below 40mV and enables if it exceeds 120mV.
	CELL (SGM41526)		Cell Selection Pin for SGM41526. Set it low for 4-cell battery, floating for 2-cell, and set high for 3-cell battery. Cell voltage regulation is fixed to 4.2V per cell.
14	FB (SGM41527)	Ι	Feedback Pin for Regulating the Charge Voltage in SGM41527 in the Constant-Voltage Mode. A resistor divider from battery terminal (V_{BAT}) to FB (V_{FB}) to AGND sets the charge voltage. Output voltage is regulated to keep 2.1V on FB pin during constant-voltage mode.
15	SRN	I	Charge Current Sense Resistor, Negative Input. A shunt resistor is connected between SRN pin and SRP pin to sense charge current. A 100nF ceramic capacitor is needed between SRN pin and SRP pin for differential-mode filtering. Use another 100nF capacitor between SRN and AGND for common-mode filtering.
16	SRP	I/P	Charge Current Sense Resistor, Positive Input. A 100nF ceramic capacitor is needed between SRN pin and SRP pin for differential-mode filtering. A 100nF ceramic capacitor can also be used between SRP pin and AGND for common-mode filtering.
17	ACSET	I	Program Pin to Set Input Current Limit for Dynamic Power Management. A voltage divider from VREF to ACSET to AGND can be used to set this parameter along with the input shunt resistor R_{AC} : $I_{DPM} = \frac{V_{ACSET}}{20 \times R_{AC}}$
18	OVPSET	I	Program Pin for Input Over-Voltage Detection. A resistor voltage divider from input to OVPSET to AGND can be used to set this voltage. An input over-voltage (ACOV) is detected if OVPSET voltage exceeds the internal 1.6V reference. A voltage below 0.572V indicates an input under-voltage (ACUV). If any of the two cases happen, the charge will terminate and input switch pair (ACFET/RBFET) will turn off. The STAT pin will start to blink, reporting the fault condition.
19	nBATDRV	0	Gate Driver Output for External P-Type Power MOSFET (Battery Discharge Path). Use a $1k\Omega$ resistor to connect this pin to the gate of the BATFET (Q3). The source of the BATFET connects to the system and the drain connects to the battery positive terminal. The internal gate driver is asymmetrical to allow a quick turn-off and slow turn-on to limit inrush currents. This gate driver has a break-before-make logic with respect to the ACDRV gate driver (input switch).
20	REGN	Ρ	5V Internal Supply for the PWM Low-side Switch Driver. Connect a 1 μ F ceramic decoupling capacitor from REGN pin to PGND pin close to the IC. High-side driver bootstrap voltage is generated by the integrated diode from REGN pin to BTST pin.
21	BTST	Р	PWM High-side Driver Supply. Connect a 47nF bootstrap capacitor from SW pin to BTST pin.
22, 23	PGND	Ρ	Power Ground. Ground connection for power converter. On the PCB layout, connect this pin directly to ground points of the input and output capacitors of the charger. PGND connects to AGND only through in one point on thermal pad under the IC.
EP	AGND	Ρ	Exposed Pad Beneath the IC. Always solder thermal pad to the board. Use vias to transfer heat to the back side and other layers of PCB. Thermal pad acts as AGND and only connects to PGND at one single point.

NOTE:

1. I = Input, O = Output, P = Power.

ELECTRICAL CHARACTERISTICS

PARAMETER						UNITS	
Operating Conditions							
AVCC Input Voltage Operating Range during Charging	V _{AVCC_OP}		4.5		22	V	
Quiescent Currents							
		$V_{AVCC} > V_{UVLO}, V_{SRN} > V_{AVCC}$ (Sleep), T _J = 0°C to +85°C		7.4	TBD		
Battery Discharge Current (Sum of Currents into AVCC, PVCC, ACP, ACN)	I _{BAT}	BTST, SW, SRP, SRN, $V_{AVCC} > V_{UVLO}$, $V_{AVCC} > V_{SRN}$, $V_{ISET} < 40mV$, $V_{BAT} = 12.6V$, charge disabled			TBD	μA	
,,		BTST, SW, SRP, SRN, $V_{AVCC} > V_{UVLO}$, $V_{AVCC} > V_{SRN}$, $V_{ISET} > 120mV$, $V_{BAT} = 12.6V$, charge done		18	TBD	1	
		$V_{AVCC} > V_{UVLO}, V_{AVCC} > V_{SRN}, V_{ISET} < 40mV, V_{BAT} = 12.6V, charge disabled$		1.3	TBD		
Adapter Supply Current (Sum of Currents into AVCC, ACP, ACN)	I _{AC}	$V_{AVCC} > V_{UVLO}, V_{AVCC} > V_{SRN}, V_{ISET} > 120mV,$ charge enabled, no switching		1.4	TBD	mA	
		$V_{AVCC} > V_{UVLO}, V_{AVCC} > V_{SRN}, V_{ISET} > 120mV,$ charge enabled, switching		15 ⁽¹⁾			
Charge Voltage Regulation							
		CELL floating, 2-cell, measured on SRN		8.4			
SRN Regulation Voltage (SGM41526)	$V_{\text{BAT}_{\text{REG}}}$	CELL to VREF, 3-cell, measured on SRN		12.6		V	
		CELL to AGND, 4-cell, measured on SRN		16.8			
		$T_J = 0^{\circ}C$ to +85°C	TBD		TBD	%	
Charge Voltage Regulation Accuracy		$T_J = -40^{\circ}C$ to $+85^{\circ}C$	TBD		TBD	%	
Current Regulation - Fast Charge							
ISET Voltage Range	VISET	R _{SENSE} = 10mΩ	0.12		0.8	V	
Charge Current Set Factor (Amps of Charge Current per Volt on ISET Pin)	K _{ISET}	R _{SENSE} = 10mΩ		5		A/V	
Channe Current Desulation Accurrent		V _{SRP-SRN} = 40mV	TBD	41.5	TBD		
Charge Current Regulation Accuracy (with Schottky Diode on SW)		V _{SRP-SRN} = 20mV	TBD	21.2	TBD	mV	
		V _{SRP-SRN} = 5mV	TBD	5.4	TBD		
Charge Disable Threshold	$V_{\text{ISET}_\text{CD}}$	V _{ISET} falling	TBD	50		mV	
Charge Enable Threshold	$V_{\text{ISET}_{\text{CE}}}$	V _{ISET} rising		100	TBD	mV	
Leakage Current into ISET	I _{ISET}	V _{ISET} = 2V		0.4	TBD	nA	
Input Current Regulation							
Input DPM Current Set Factor (Amps of Input Current per Voltage on ACSET)	K _{DPM}	$R_{SENSE} = 10m\Omega$		5		A/V	
		V _{ACP-ACN} = 80mV	TBD	82	TBD		
		V _{ACP-ACN} = 40mV	TBD	40.3	TBD		
Input DPM Current Regulation Accuracy (with Schottky Diode on SW)		V _{ACP-ACN} = 20mV	TBD	20.4	TBD	mV	
		V _{ACP-ACN} = 5mV	TBD	5.5	TBD		
		V _{ACP-ACN} = 2.5mV	TBD	3.1	3.1 TBD		
Leakage Current into ACSET Pin	I _{ACSET}	V _{ACSET} = 2V		0.5	TBD	nA	

PARAMETER	SYMBOL	CC	NDITIONS	MIN	TYP	MAX	UNITS
Current Regulation - Pre-Charge							
Pre-Charge Current Set Factor	KIPRECHG	Percentage of fas	t charge current		10 (2)		%
		V _{SRP-SRN} = 4mV		TBD	4.4	TBD	.,
Pre-Charge Current Regulation Accuracy		V _{SRP-SRN} = 2mV		TBD	2.4	TBD	mV
Charge Termination	•			•		•	
Termination Current Set Factor	K _{TERM}	Percentage of fas	t charge current		10 (2)		%
Termination Current Degulation Accuracy		V _{SRP-SRN} = 4mV		TBD	4	TBD	m)/
Termination Current Regulation Accuracy		V _{SRP-SRN} = 2mV		TBD	2	TBD	mV
Deglitch Time for Termination (Both Edges)	t _{TERM_DEG}				100		ms
Termination Qualification Time	t _{QUAL}	$V_{SRN} > V_{RECHG}$ and	l I _{CHG} < I _{TERM}		250		ms
Termination Qualification Current	I _{QUAL}	Discharge curren detected	t once termination is		2		mA
Input Under-Voltage Lockout Comparator	(UVLO)						
AC Under-Voltage Rising Threshold	V _{UVLO}	Measure on AVC	C	TBD	3.3	TBD	V
AC Under-Voltage Hysteresis, Falling	V _{UVLO_HYS}	Measure on AVC	0		210		mV
Sleep Comparator (Reverse Discharging F	Protection)					•	
Sleep Mode Threshold	V _{SLEEP}	V _{AVCC} - V _{SRN} falling		TBD	90	TBD	mV
Sleep Mode Hysteresis	V_{SLEEP_HYS}	V _{AVCC} - V _{SRN} rising]		210		mV
Sleep Deglitch to Disable Charge	t _{SLEEP_FALL_CD}	V _{AVCC} - V _{SRN} fallin	g		1		ms
Sleep Deglitch to Turn Off Input FETs	$t_{\text{SLEEP}_{\text{FALL}_{\text{FETOFF}}}}$	V _{AVCC} - V _{SRN} falling			5		ms
Deglitch to Enter Sleep Mode, Disable VREF and Enter Low Quiescent Mode	t _{sleep_fall}	V _{AVCC} - V _{SRN} fallin	g		100		ms
Deglitch to Exit SLEEP Mode, and Enable VREF	t _{sleep_pwrup}	V _{AVCC} - V _{SRN} rising]		30		ms
ACN-SRN Comparator							
Threshold to Turn On BATFET	V _{ACN-SRN}	V _{ACN-SRN} falling		TBD	180	TBD	mV
Hysteresis to Turn Off BATFET	$V_{\text{ACN-SRN}_\text{HYS}}$	$V_{ACN-SRN}$ rising			110		mV
Deglitch to Turn On BATFET	t _{BATFETOFF_DEG}	V _{ACN-SRN} falling			2		ms
Deglitch to Turn Off BATFET	t _{BATFETON_DEG}	V _{ACN-SRN} rising			50		μs
Battery LOWV Comparator							
			CELL floating, 2-cell	TBD	5.8	TBD	
Pre-Charge to Fast Charge Transition	V _{LOWV}	SGM41526, measure on SRN	CELL to VREF, 3-cell	TBD	8.7	TBD	V
			CELL to AGND, 4-cell	TBD	11.7	TBD	
		000444500	CELL floating, 2-cell		400		
Fast Charge to Pre-Charge Hysteresis	V _{LOWV_HYS}	SGM41526, measure on SRN	CELL to VREF, 3-cell		600		mV
			CELL to AGND, 4-cell		800		
V _{LOWV} Rising Deglitch	t _{PRE2FAS}	Delay to start fast	charge current		25		ms
V _{LOWV} Falling Deglitch	t _{fast2pre}	Delay to start pre	-charge current		25		ms

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
Recharge Comparator							
Recharge Threshold, Below Regulation			CELL floating, 2-cell	TBD	200	TBD	
Voltage Limit, V _{BAT REG} - V _{SRN} (SGM41526),	V _{RECHG}	SGM41526, measure on SRN	CELL to VREF, 3-cell	TBD	300	TBD	mV
or $V_{FB_{REG}}$ - V_{FB} (SGM41527)		measure on ontit	CELL to AGND, 4-cell	TBD	400	TBD	-
V _{RECHG} Rising Deglitch	t _{RECH_RISE_DEG}	V _{FB} decreasing bel	ow V _{RECHG}		10		ms
V _{RECHG} Falling Deglitch	t _{RECH_FALL_DEG}	V _{FB} increasing abo	ve V _{RECHG}		10		ms
Battery Over-Voltage Comparator		-				l	<u> </u>
Over-Voltage Rising Threshold	V _{OV_RISE}	As percentage of V or V _{FB_REG} (SGM41	/ _{BAT_REG} (SGM41526) 527)		103		%
Over-Voltage Falling Threshold	V _{OV_FALL}	As percentage of V or V _{FB_REG} (SGM41			102		%
Input Over-Voltage Comparator (ACOV)							
AC Over-Voltage Rising Threshold to Turn Off ACFET	V _{ACOV}	OVPSET rising		TBD	1.6	TBD	V
AC Over-Voltage Falling Hysteresis	V _{ACOV_HYS}	OVPSET falling			40		mV
AC Over-Voltage Rising Deglitch to Turn Off ACFET and Disable Charge	$t_{ACOV_RISE_DEG}$	OVPSET rising			1		μs
AC Over-Voltage Falling Deglitch to Turn On ACFET	$t_{ACOV_FALL_DEG}$	OVPSET falling			30		ms
Input Under-Voltage Comparator (ACUV)						
AC Under-Voltage Falling Threshold to Turn Off ACFET	V _{ACUV}	OVPSET falling		TBD	0.572	TBD	V
AC Under-Voltage Rising Hysteresis	V _{ACUV_HYS}	OVPSET rising			80		mV
AC Under-Voltage Falling Deglitch to Turn Off ACFET and Disable Charge	t _{ACOV_FALL_DEG}	OVPSET falling			1		μs
AC Under-Voltage Rising Deglitch to Turn On ACFET	$t_{ACOV_RISE_DEG}$	OVPSET rising			30		ms
Thermal Regulation					1		
Junction Temperature Regulation Accuracy	T _{A_REG}	V _{ISET} > 120mV, cha	irging		120		°C
Thermal Shutdown Comparator							
Thermal Shutdown Rising Temperature	T _{SHUT}	Temperature rising			150		°C
Thermal Shutdown Hysteresis	T _{SHUT_HYS}	Temperature falling	J		20		°C
Thermal Shutdown Rising Deglitch	T _{SHUT_RISE_DEG}	Temperature rising			100		μs
Thermal Shutdown Falling Deglitch	T _{SHUT_FALL_DEG}	Temperature falling	J		10		ms
Thermistor Comparator	•				•		
Cold Temperature Threshold, TS Pin Voltage Rising Threshold	V _{LTF}	Charger suspends as percentage of V	0	TBD	73.6	TBD	%
Cold Temperature Hysteresis, TS Pin Voltage Falling	V _{LTF_Hys}	As percentage of V	VREF	TBD	0.68	TBD	%
Hot Temperature TS Pin Voltage Rising Threshold	V _{HTF}	As percentage of V	VREF	TBD	47.3	TBD	%
Cut-Off Temperature TS Pin Voltage Falling Threshold	V _{TCO}	As percentage of V	VREF	TBD	44.6	TBD	%
Deglitch Time for Temperature out of Range Detection	t _{TS_CHG_SUS}		V_{TCO} , or $V_{TS} < V_{HTF}$		20		ms
Deglitch Time for Temperature in Valid Range Detection	t _{TS_CHG_RESUME}	$V_{TS} < V_{LTF} - V_{LTF_HYS}$ or $V_{TS} > V_{HTF}$	$_{\rm S}$ or V _{TS} > V _{TCO} ,		400		ms

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Charge Over-Current Comparator (Cycle-k	oy-Cycle)					
Charge Over-Current Rising Threshold, V _{SRP} > 2.2V	V _{OCP_CHRG}	Current as percentage of fast charge current		180		%
Charge Over-Current Limit Min, V_{SRP} < 2.2V	$V_{\text{OCP}_\text{MIN}}$	Measure V _{SRP-SRN}		46		mV
Charge Over-Current Limit Max, $V_{SRP} > 2.2V$	V _{OCP_MAX}	Measure V _{SRP-SRN}		77		mV
HSFET Over-Current Comparator (Cycle-b	y-Cycle)					
Current Limit on HSFET	I _{OCP_HSFET}	Measure on HSFET	TBD	10		А
Charge Under-Current Comparator (Cycle	-by-Cycle)					
Charge Under-Current Falling Threshold	V _{UCP}	Measure on V _{SRP-SRN}	TBD	5	TBD	mV
Battery Short Comparator						
Battery Short Falling Threshold	VBATSHT	Measure on SRN		2		V
Battery Short Rising Hysteresis	V _{BATSHT_HYS}	Measure on SRN		200		mV
Deglitch on Both Edges	t _{BATSHT_DEG}			1		μs
Charge Current during BAT_SHORT	VBATSHT	Percentage of fast charge current		10 ⁽²⁾		%
VREF Regulator	I.					
VREF Regulator Voltage	$V_{\text{VREF}_{\text{REG}}}$	V _{AVCC} > V _{UVLO} , no load	TBD	3.3	TBD	V
VREF Current Limit	I _{VREF_LIM}	$V_{VREF} = 0V, V_{AVCC} > V_{UVLO}$	TBD	50	TBD	mA
REGN Regulator	I					
REGN Regulator Voltage	V _{REGN_REG}	V _{AVCC} > 10V, V _{ISET} > 120mV	TBD	5	TBD	V
REGN Current Limit	I _{REGN_LIM}	V _{REGN} = 0V, V _{AVCC} > 10V, V _{ISET} > 120mV	TBD	60	TBD	mA
TTC Input	I.					
Pre-Charge Safety Timer	t _{PRECHRG}	Pre-charge time before fault occurs	TBD	1800	TBD	S
Fast Charge Timer Range	t _{FASTCHRG}	$T_{CHG} = C_{TTC} \times K_{TTC}$	TBD		TBD	hr
Fast Charge Timer Accuracy			TBD		TBD	%
Timer Multiplier	K _{TTC}			5.6		min/nF
TTC Low Threshold	V _{TTC_LOW}	TTC falling		0.33	TBD	V
TTC Source/Sink Current	I _{TTC}		TBD	50	TBD	μA
TTC Oscillator High Threshold	V _{TTC_OSC_HI}			1.2		V
TTC Oscillator Low Threshold	V _{TTC_OSC_LO}			1		V
Battery Switch (BATFET) Driver	I					
BATFET Turn-Off Resistance	R _{DS BAT OFF}	V _{AVCC} > 5V		120	TBD	Ω
BATFET Turn-On Resistance	RDS_BAT_ON	V _{AVCC} > 5V		7.4	TBD	kΩ
BATFET Drive Voltage	V _{BATDRV_REG}	$V_{BATDRV_{REG}} = V_{ACN} - V_{BATDRV}$ when $V_{AVCC} > 5V$ and BATFET is on	TBD	5.9	TBD	V
BATFET Power-Up Delay to Turn Off BATFET after Adapter is Detected	t _{BATFET_DEG}			30		ms
AC Switch (ACFET) Driver						
ACDRV Charge Pump Current Limit	I _{ACFET}	V _{ACDRV} - V _{CMSRC} = 5V		150		μΑ
Gate Drive Voltage on ACFET	V _{ACDRV_REG}	V_{ACDRV} - V_{CMSRC} when V_{AVCC} > V_{UVLO}	TBD	5.6		V
Maximum Load between ACDRV and CMSRC	$R_{ACDRV_{LOAD}}$		TBD	32		kΩ

 $(T_J = -40^{\circ}C \text{ to } +85^{\circ}C, 4.5V \le V_{PVCC}, V_{AVCC} \le 22V \text{ (referred to AGND), typical values at } T_J = +25^{\circ}C, \text{ unless otherwise noted.)}$

	SYMBOL	SYMBOL CONDITIONS		ТҮР	MAX	UNITS
AC/BAT Switch Driver Timing						
Driver Dead Time	t _{DRV_DEAD}	Dead time when switching between ACFET and BATFET		10		μs
Battery Detection						•
Wake Timer	t _{wake}	Max time charge is enabled		500		ms
Wake Current	I _{WAKE}	R _{SENSE} = 10mΩ	TBD	200	TBD	mA
Discharge Timer	t _{DISCHARGE}	Max time discharge current is applied		1		s
Discharge Current	I _{DISCHARGE}			9.5		mA
Fault Current after A Time-Out Fault	I _{FAULT}			2		mA
Wake Threshold with Respect to V_{REG} to Detect Absent during Wake	V _{WAKE}	Measure on SRN (SGM41526)		100		mV/cell
Discharge Threshold to Detect Battery Absent during Discharge	V _{DISCH}	Measure on SRN (SGM41526)		2.9		V/cell
Internal PWM						
PWM Switching Frequency	fsw		TBD	1600	TBD	kHz
Driver Dead Time ⁽¹⁾	t _{sw_dead}	Dead time when switching between LSFET and HSFET no load		30		ns
High-side MOSFET On-Resistance	R _{DS_HI}	V _{BTST} - V _{SW} = 4.5V		29	TBD	mΩ
Low-side MOSFET On-Resistance	R _{DS_LO}			33	TBD	mΩ
Bootstrap Refresh Comparator Threshold	V _{BTST_REFRESH}	V_{BTST} - V_{SW} when low-side refresh pulse is requested, V_{AVCC} = 4.5V	TBD	3		
Voltage		V_{BTST} - V_{SW} when low-side refresh pulse is requested, $V_{AVCC} > 6V$	TBD	3		- V
Internal Soft-Start (8 Steps To Regulation	on Current I _{CHG}					
Soft-Start Steps	SS_STEP			8		step
Soft-Start Step Time	t _{ss_step}			1.6	3	ms
Charger Section Power-Up Sequencing		•				
Delay from ISET above 120mV to Start Charging Battery	$t_{CE_{DELAY}}$			1.5		s
Integrated BTST Diode						
Forward Bias Voltage	V _F	I _F = 120mA at +25℃		0.85		V
Reverse Breakdown Voltage	V _R	I _R = 2μA at +25°C		24	TBD	V
Logic IO Pin Characteristics (STAT, CEL	.L)					
STAT Output Low Saturation Voltage	V _{OUT_LO}	Sink current = 5mA		0.1	TBD	V
CELL Pin Input Low Threshold, 4-Cell (SGM41526)	V _{CELL_LO}	CELL pin voltage falling edge		0.4	TBD	V
CELL Pin Input Mid Threshold, 2-Cell (SGM41526)	$V_{\text{CELL}_{\text{MID}}}$	CELL pin middle level voltage	TBD	1.5	TBD	V
CELL Pin Input High Threshold, 3-Cell	$V_{CELL_{HI}}$	CELL pin voltage rising edge	TBD	2.6		V

NOTES:

1. Specified by design.

2. The minimum current is 120mA on $10m\Omega$ sense resistor.



SGM415261.6MHz Synchronous Li-Ion/Li-Polymer Stand-AloneSGM41527Battery Chargers with Automatic Power Path Selector

FUNCTIONAL BLOCK DIAGRAM



Figure 2. Block Diagram



DETAILED DESCRIPTION

The SGM41526 and SGM41527 are Li-Ion and Li-polymer fixed-frequency synchronous PWM battery chargers with integrated switching power MOSFETs. Power path management using external switches are provided along with accurate regulation of the input current, charge current and battery voltage. The internal block diagram is given in Figure 2.

Battery Voltage Regulation

An accurate PWM voltage regulator is used for charge voltage regulation. For the SGM41526, the number of battery cells depends on the CELL pin. Two (CELL = floating), three (CELL = VREF) or four (CELL = AGND) cells can be connected in series with a fixed nominal voltage of 4.2V per cell. Table 1 shows the charge regulation voltage in each case.

Table 1. Defining Number of Battery Cells for SGM41526

CELL Pin Voltage	Charge Voltage Regulation
Floating	8.4V (2 Cells)
VREF	12.6V (3 Cells)
AGND	16.8V (4 Cells)

For the SGM41527, the regulation voltage is adjustable. The FB voltage is compared to an internal 2.1V voltage reference like a conventional voltage regulator. The regulation voltage can be adjusted by using an external resistor divider on the battery voltage (output voltage). Connect the center point of the resistor divider to the FB pin. The battery regulation voltage (V_{BAT}) in the SGM41527 is calculated by Equation 1:

$$V_{BAT} = 2.1V \times \left(1 + \frac{R_1}{R_2}\right)$$
(1)

Where

• R₁ is connected between the battery positive terminal and FB.

• R₂ is connected between FB and AGND.

Battery Current Regulation

The maximum charging current for fast charge is set by the ISET input. Battery current is sensed by resistor R_{SR} connected between SRP and SRN. The equation for charge current is given by:

$$I_{CHG} = \frac{V_{ISET}}{20 \times R_{SR}}$$
(2)

The maximum of the full-scale SRP-SRN differential voltage is 40mV, and it determines the maximum charge current selectable by ISET. The maximum valid input voltage of ISET is 0.8V. For example, with a $10m\Omega$ sense resistor, the maximum adjustable charge current is 4A, and with a $20m\Omega$ resistor, it is 2A. If V_{ISET} = 0.5V and R_{SR} = $10m\Omega$, the fast charge current is I_{CHG} = 2.5A.

Pulling the ISET voltage down to ground (below 40mV) disables the charger. To enable the charger, the ISET voltage should exceed 120mV. The minimum charge current is limited by the 120mV threshold level. For example, with R_{SR} = 10m Ω the minimum fast charge current is equal to or higher than 600mA.

As a protective feature, if the device junction temperature tends to exceed +120°C, the charge current folds back and is internally reduced to keep the junction temperature below +120°C.



Pre-Charge Phase

If the battery voltage is lower than V_{LOWV} when the device is powered up, the charge will start with a small pre-charge current, to safely recover the battery from deep discharge state. If the battery voltage still does not exceed the V_{LOWV} threshold after 30 minutes, charging will stop, and fault status will be declared by the status pins. V_{LOWV} is typically 2.9V/cell for SGM41526 and 1.45V on FB pin for SGM41527. The pre-charge current is 10% of the fast charge rate programmed by ISET voltage:

$$I_{PRECHARGE} = \frac{V_{ISET}}{200 \times R_{SR}}$$
(3)

There is a 25ms deglitch time during transition between fast charge and pre-charge.

Typical Charge Cycle

Figure 3 shows a complete charge cycle profile (battery voltage and current versus time) with all the three phases followed by a typical discharge and auto recharge. The charge is started assuming that the battery is in a deep discharge state (low battery voltage). After termination and stopping the charge, the battery is discharged normally by system loads. When the voltage falls below the recharge threshold, another cycle is initiated from fast charge, to bring the battery back to the full charge state. A new charge cycle starts if any of the following events happens:

- The sensed battery voltage falls below the recharge threshold (V $_{\text{RECHG}}$).
- A power-on-reset (POR).
- Disable and enable charge by pulling ISET pin below 40mV and then above 120mV, respectively.

Depending on the battery voltage, the charge is started with the proper phase. Charge sequence details will be explained in the next sections.



Figure 3. Typical Charge and Discharge Profile

Regulation of the Input Current

System current and battery charge current determine the total input current taken from the source (DC or AC adapter). System current may vary from zero to maximum load. Without dynamic power management (DPM), the source should be designed for maximum power demand needed for both charge and system in the same time. This leads to a bulky AC adapter and relatively higher cost. With DPM, the charge current is reduced when the system has high demand for power, so that the input current is regulated to a predefined maximum. Therefore, the AC adapter can be designed for lower power that results in the smaller adapter size and cost.

Input current regulation level of DPM is programmed by the voltage on ACSET pin and the input shunt resistor R_{AC} , as given in Equation 4:

$$I_{DPM} = \frac{V_{ACSET}}{20 \times R_{AC}}$$
(4)

The sense voltage across R_{AC} (typically 10m Ω) is sent to ACP and ACN pins. A larger sense resistor improves the regulation accuracy but at the cost of higher resistive losses and more heat.

Termination, Recharge and Timers

Charge current and voltage are continuously monitored during the voltage regulation phase. The charge cycle will be terminated if the battery is fully charged that is detected when (1) charge voltage exceeds recharge threshold (V_{RECHG}) and when (2) charge current falls below termination current threshold (I_{TERM}). Charge voltage is senses on the SRN pin of the SGM41526 and on the FB pin of the SGM41527. Recharge voltage threshold (V_{RECHG}) is a little bit lower than the regulation voltage and the termination current threshold (I_{TERM}) is equal to 10% of the programmed fast charge current as given in Equation 5:

$$I_{\text{TERM}} = \frac{V_{\text{ISET}}}{200 \times R_{\text{SR}}}$$
(5)

For battery safety, prolonged charging must be avoided, so time limits are considered for charge phases. For pre-charge phase, a fixed 30-minute safety timer is employed. For the fast charge phase, an adjustable timer is used. This timer can be programmed by a capacitor (C_{TTC}) connected between the TTC and AGND pins based on Equation 6:

$$t_{TTC} (min) = C_{TTC} (nF) \times K_{TTC} (min/nF)$$
(6)

where K_{TTC} is a constant typically equal to 5.6min/nF.

Connecting TCC pin to AGND disables both termination and fast charge timers. Connecting TCC pin to VREF disables the safety timer only and termination timer remains functioning.

Device Power Up

The device power pin (AVCC) can be supplied either from the battery or from the adapter. If AVCC voltage falls below UVLO threshold, the device remains disabled. If AVCC voltage exceeds UVLO threshold, the device is enabled and another comparator (charger sleep comparator) checks the AVCC voltage to identify the power source. If the adapter is detected and the AVCC voltage exceeds the SRN voltage (battery voltage), the charger exits the sleep mode and can be enabled for charging. If the AVCC voltage is lower than SRN, the charger enters the low quiescent current sleep mode to minimize power taken from the battery. In the sleep mode, the STAT pin goes to high-impedance state and VREF output turns off.

AVCC Input Under-Voltage Lockout (UVLO)

Usually the system cannot properly operate if AVCC voltage is too low (under-voltage), therefore the device the device is enabled until AVCC voltage exceeds a minimum level (UVLO). All circuits on the IC are disabled if AVCC falls below UVLO threshold, regardless of the source of power.



Input Over-Voltage/Under-Voltage Protection

The SGM41526 and SGM41527 provide over-voltage (OV) and under-voltage (UV) protections to avoid system damage due to high or low input supply voltage. The input is qualified if input voltage is within the UV and OV window. The ACOV and ACUV comparators monitor the OVPSET voltage and if it exceeds 1.6V (for OV) or falls below 0.572V (for UV) the charge will be disabled and both input switches (Q1 and Q2) will be turned off to disconnect the system from the power supply. A resistor divider from input source can be used to define the input qualification window. Unlike UVLO that acts on AVCC (powered from input supply or battery), The OV and UV protections act only on the input power supply.

Charge Enable and Disable

If all following conditions are fulfilled, a charge will be started:

- V_{ISET} > 120mV (enable charge).
- V_{AVCC} > V_{UVLO} (device not in UVLO).
- V_{AVCC} > V_{SRN} (charger not in sleep mode).
- 0.572V < V_{OVPSET} < 1.6V (qualified power input).
- Not in Thermal Shutdown (T_{SHUT}).
- No TS fault (battery temperature not too hot or cold).
- Detect battery presence.
- ACFET is turned on.
- TTC or pre-charge timers are not expired.
- REGN and VREF pins are at their normal voltage levels without overloading.

The device remains charging until the battery is fully charged (normal termination), unless the charge is disabled when $V_{ISET} < 40$ mV or when any of the above conditions is not fulfilled during the charge.

Power Path Selection

The SGM41526 and SGM41527 can automatically select the input adapter or battery as power source for the system. By default, the battery is connected to the system during power up or in sleep mode. When an adapter with a qualified voltage is plugged in, the device exits sleep mode. The system is disconnected from the battery and connects to the adapter with a protective break-before-make logic. The ACFET turns on after 10µs dead time when BATFET is turned off, so that it avoids direct input to battery short that can cause over-current through the selector switches.

Both gates of the back-to-back MOSFET pair on the power input are driven by the ACDRV pin. The sources are connected together to the CMSRC pin (Figure 1). The drain of the RBFET (Q2) is connected to the ACP pin. Q2 is for reverse discharge protection to avoid current flow from the battery to the input source. Low $R_{DS(ON)}$ switches are recommended for Q1 and Q2 to minimize conduction losses and heat generation. ACFET (Q1) is for separating the battery from adapter. This switch also limits the inrush current rise/fall rate (di/dt) when input adapter is connected to the system by controlling the turn-on time.

The nBATDRV gate driver output pin controls the BATFET (P-channel, Q3) placed between the battery and system with its drain connected to battery.

The ACFET remains off, as long as a qualified voltage is not detected, by applying zero gate-source voltage. ACFET separates the adapter from system.

If the device is not in UVLO and battery voltage is at least 0.18V above the system, the BATFET remains on by applying -5.9V to the gate-source through the nBATDRV pin (gate voltage clamps to ground if the system voltage is less than -5.9V). The conditions can be represented as:

- V_{AVCC} > V_{UVLO} (not in UVLO).
- $V_{ACN} < V_{SRN}$ + 180mV (BATFET $V_{DS} > 0.18V$).

The source pin of the BATFET is connected to the system, ACN pin and PVCC.

SGM415261.6MHz Synchronous Li-Ion/Li-Polymer Stand-AloneSGM41527Battery Chargers with Automatic Power Path Selector

DETAILED DESCRIPTION (continued)

If the input voltage is qualified and AVCC voltage is at least 0.21V above SRN (battery), the device can exit the sleep mode and transfer the system from battery to adapter. With the break-before-make logic, ACFET and BATFET remain off for 10µs before transition. First the BATFET is turned off to disconnect battery from system by pulling up the nBATDRV voltage to ACN pin. Then the ACFET is turned on with a 5.6V gate drive voltage between the ACDRV and CMSRC pins, which is provided by an internal charge pump. The conditions for connecting the adapter to the system can be represented as follows:

- V_{ACUV} < V_{OVPSET} < V_{ACOV}
- V_{AVCC} > V_{SRN} + 210mV

When the adapter is removed or if the above conditions are no longer valid, ACFET is turned off and the device enters the sleep mode. BATFET remains off until the system voltage falls close to SRN (battery voltage). Then the BATFET turns on and connects the battery and system. An internal regulator drives nBATDRV pin to CAN - 5.9V to turn on BATFET.

Asymmetrical gate driving is used for fast turn-off and slow turn-on of the ACFET and BATFET. This will allow smooth transitions and soft connection of the system to the supply line. Turn-on delay can be increased by adding capacitance between the gate and source of the switches.

Charge Converter

The charge converter in SGM41526/7 is a 1.6MHz PWM step-down regulator. The fixed switching frequency makes the filter design simple under all input/output or temperature conditions. Pulse skipping occurs if the duty cycle is approximately equal to 97%. The converter uses a type III compensation network for the regulator that allows the use of low ESR ceramic capacitors on the output. The 1.6MHz sawtooth ramp voltage is compared to the error control signal to adjust the PWM duty cycle. The sawtooth amplitude is proportionally adjusted to the AVCC voltage (input feedforward) to compensate the impact of the input voltage variations on the loop gain and simplify the loop compensation.

Internal Charge Current Soft-Start

The charge current automatically starts when fast charge mode begins to limit the stress on the converter components due to the current overshoots. During the soft-start, a total of 8 current levels are available for the programmed regulation current with an evenly spaced step. Each step lasts almost 1.6ms, for a typical soft-tart rise time of 12.8ms. No external components are needed for the soft-start function.

Charge Over-Current Protection

The high-side MOSFET current in the converter is always monitored by a sense FET and if it exceeds the MOSFET current limit (typically 10A), the high-side MOSFET is turned off until the next cycle.

The charger has also a secondary cycle-to-cycle over-current protection in which the charge current is monitored, and if it exceeds 180% of the programmed charge current, the high-side MOSFET is turned off until the current falls below the over-current threshold.

Charge Negative Current Protection

When the battery is charged, the inductor current reduces and may tend to become negative. It is important to prevent negative inductor current because it means that the converter is acting as a boost converter, sending power from the battery to the input source and capacitors. The boost effect can cause over-voltage on the input circuit and AVCC, which can damage the input components, device itself and the system. To prevent the boosting and negative charge current, the charge current sense voltage across the SRP-SRN is monitored and if it falls below 5mV the low-side switch is turned off for the rest of the switching cycle. This leads to discontinuous conduction mode (DCM) operation of the converter. Keeping lower switch off, limits the charging of bootstrap capacitor that feeds the high-side switch gate driver. A comparator always checks the high-side driver supply voltage and if it falls below 3V the low-side switch is turned on for a short period to refresh and recharge the bootstrap capacitor voltage. This protection overrides the negative charge current protection.



Battery Detection

Battery presence detection is important and specially needed for the applications with removable batteries. The SGM41526 and SGM41527 use a reliable detection method for battery absence, battery insertion and battery removal. This detection procedure runs during power up or when the battery voltage is lower than the recharge threshold. A low voltage on SRN pin (that connects to battery) can be due to battery discharge or battery removal. The detection process is designed such that the large capacitors on the charger output are not detected as battery. The detection flow chart is given in Figure 4.

Battery detection is started by applying a 9.5mA sink current though the SRN pin to the battery at power up or when the SRN pin voltage is below recharge threshold. If in 1 second the battery voltage does not fall below the BAT LOWV threshold, the battery is detected as present so the 9.5mA sink is turned off and charge is started. If during the 1 second period the battery voltage falls below BAT LOWV threshold, the 9.5mA discharge is turned off and a small charge current (200mA) is applied. Now, if 0.5s times out and the battery voltage exceeds the recharge threshold, the detection is no-battery and the process will restart from beginning to detect insertion of the battery. If after the 0.5 second period, the voltage does not exceed the recharge voltage threshold, the battery is detected as present and the proper charging phase will start.



Figure 4. SGM41526 and SGM41527 Battery Detection Flow Chart







Note that the total output capacitance that appears parallel to the battery must not be too large such that with the applied sink or charge currents and timing the no-battery voltage changes fast and passes the detection thresholds within 1s or 0.5s periods. Equations 7 and 8 can be used to calculate the maximum output capacitances:

$$C_{MAX} = \frac{I_{DISCH} \times t_{DISCH}}{(4.1V - 2.9V) \times N_{Cell}} \text{ (for SGM41526)}$$
(7)

$$C_{MAX} = \frac{I_{DISCH} \times t_{DISCH}}{\left(2.05V - 1.45V\right) \times \left(1 + \frac{R_1}{R_2}\right)}$$
(for SGM41527) (8)

where

- C_{MAX}: Maximum output capacitance.
- IDISCH: Discharge current.
- t_{DISCH}: Discharge time.
- N_{Cell}: Number of cells in the battery.
- R1 and R2: FB pin feedback resistors from the battery.

Example:

For a 3-cell Li+ charger (12.6V battery voltage regulation), with $R_1 = 500k\Omega$, $R_2 = 100k\Omega$, $I_{DISCH} = 9.5mA$ and $t_{DISCH} = 1$ second the maximum allowed capacitance is:

$$C_{MAX} = \frac{9.5 \text{mA} \times 1 \text{sec}}{0.6 \text{V} \times \left(1 + \frac{500 \text{k}\Omega}{100 \text{k}\Omega}\right)} = 2.6 \text{mF}$$
(9)

So, the total capacitance on the battery node should be less than 2600μ F.

Battery Short Protection

During charge, if the battery voltage sensed on the SRN pin, falls below 2V threshold, the battery is considered in short condition. The charge will quickly stop for a 1ms period followed by a soft-start toward the pre-charge current level to prevent over-current and saturation of the inductor. In battery short condition, the charger operates in nonsynchronous mode.

Battery Over-Voltage Protection

Battery voltage is continuously monitored for over-voltage protection. If the sensed voltage is above 102% of the regulation voltage, the converter high-side switch will not turn on. This protection reacts in one cycle. The over-voltage may occur due to a battery disconnection or load removal. The stored energy in the output capacitors is discharged by sinking a total of 6mA current through SRP and SRN pins to AGND. The charge will disable if the over-voltage condition is not cleared for more than 30ms.

Battery Temperature Qualification

Battery temperature is continuously monitored by measuring the voltage between the TS pin and AGND that is sensed by a NTC (negative temperature coefficient thermistor) attached to the battery pack. A resistor divider from VREF is used to adjust the temperature limits. The sensed voltage is compared against the internal thresholds to determine if the temperature is within the allowed range for charging. A charge cycle will start only if the battery temperature is within the V_{LTF} to V_{HTF} window. If during charge the battery get too hot or cold and temperature goes out of the allowed range, the charge will suspend by turning off PWM switches. The charge resumes automatically if the temperature returns to the allowed window.



Figure 6 illustrates the temperature qualification function and the thresholds for the charge initiation, suspension and recovery.



Figure 6. Battery Temperature Qualification Function and Thresholds on the Sensed TS Pin Voltage

The TS pin resistor divider (Figure 7) can be calculated based on the hot and cold temperature levels recommended for the battery by Equation 10 and Equation 11:

$$RT2 = \frac{V_{VREF} \times RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{V_{LTF}} - \frac{1}{V_{TCO}}\right)}{RTH_{HOT} \times \left(\frac{V_{VREF}}{V_{TCO}} - 1\right) - RTH_{COLD} \times \left(\frac{V_{VREF}}{V_{LTF}} - 1\right)}$$

$$RT1 = \frac{\frac{V_{VREF}}{V_{LTF}} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$
(10)

Using a 103AT type NTC thermistor in the battery pack and selecting $T_{COLD} = 0^{\circ}C$ and $T_{HOT} = 45^{\circ}C$ range for Li-lon or Li-polymer battery, and recalling the NTC resistances at temperature limits from datasheet:

RTH_{COLD} = 27.28k Ω (103AT NTC resistance at 0°C) RTH_{HOT} = 4.911k Ω (103AT NTC resistance at 45°C)

The resistors can be calculated as:

RT1 = 5.23kΩ RT2 = 30.1kΩ

The actual temperature range can be calculated based on the selected standard resistor values and NTC actual characteristics.







MOSFET and Inductor Protection in Short Circuit Condition

The SGM41526 and SGM41527 provide cycle-by-cycle short circuit protection by monitoring the voltage drop across $R_{DS(ON)}$ of the MOSFETs. If a short is detected, the charger will latch off, but the ACFET stays on to power the system from the input. Latch off state can only be removed by recycling the input power (adapter). STAT output blinks during the fault condition.

Thermal Regulation and Shutdown

The low thermal impedance of the TQFN package provides good cooling for the silicon. With the thermal regulation function the charge current folds back to reduce internal heat generation if the junction temperature tends to exceed the +120°C limit. Moreover, if the junction temperature exceeds the shutdown level (T_{SHUT} = +150°C) charger is turned off and will not resume until T_J falls below +130°C.

Recovery from Timer Fault

If a charge timer fault occurs, the device recovery process will depend on the battery voltage as follows.

Case 1: If V_{BAT} is above the recharge threshold when the time-out fault occurs, the fault is not cleared until battery voltage falls below recharge threshold again and then the battery detection procedure will begin. The fault will also clear by a power-on-reset (POR) or by pulling the ISET voltage below 40mV.

Case 2: If V_{BAT} is below the recharge threshold when the timer fault occurs, first a small charge current is applied to detect the battery removal. The small charge current is not removed until V_{BAT} exceeds the recharge threshold. Then the small charge current is disabled. The rest of recovery process is as explained for case 1.

Design of the Inductor, Capacitor and Sense Resistor

For the charger internal compensation, the best stability is achieved if the LC filter resonant frequency (f_0) given in Equation 12 is approximately between 15kHz to 25kHz:

$$f_{\rm r} = \frac{1}{2\pi\sqrt{\rm LC}} \tag{12}$$

Some typical LC values for various charge currents are given in Table 2.

Table 2. LC Typical Values vs. Designed Charge Current

Charge Current	1A	2A	3A	4A
Output Inductor L	6.8µH	3.3µH	3.3µH	2.2µH
Output Capacitor C	10µF	20µF	20µF	30µF

STAT Charge Status Output

STAT is an open-drain output that indicates the charger status as explained in Table 3. This pin can be used to drive LEDs or to inform the host about charge status.

Table 3. STAT Output Pin States

Charge State	STAT Transistor
Charge in Progress (including Recharging)	ON
Charge Complete, Sleep Mode, Charge Disabled	OFF
Charge Suspend, Input Over-Voltage, Battery Over-Voltage, Timer Fault, Battery Absent	BLINK



Device Functional Modes

The SGM41526 and SGM41527 are a stand-alone switching charger and power path selector. It operates from a qualified adapter or DC supply system. This device is capable of dynamic power management (DPM mode) to reduce the input loading by sharing the load with the battery on the peak system demands. Thanks to DPM capability, the adaptor size and power rating can be reduced effectively for the systems with highly dynamic loads.

The gate drive pins for power path selector switches (ACDRV and CMSRC) control the input NMOS pair, ACFET (Q1) and RBFET (Q2). The nBATDRV pin controls the gate of the battery connection PMOS switch (Q3). If the input (adapter) is qualified, system will be connected to the input by turning Q1 and Q2 on, otherwise Q3 will turn on to feed the system from the battery. Moreover, the power path controller prevents boosting of the battery power back to the input.

DPM capability is included in the SGM41526 and SGM41527 to limit maximum power taken from the input (adapter) by reducing the charge current when the system power demand is high. Input current is accurately sensed to monitor power usage. Without DPM, the adapter must be designed to provide maximum charge power plus maximum system power. But with DPM, the adapter can be designed for significantly lower power rating that reduces the size and cost of the adapter.

The SGM41526 and SGM41527 can operate independently, however some pin settings can be adjusted by and external controller (like ISET or ACSET). This allows the implementation of "battery learn mode" for applications with dynamic charging conditions.

The typical efficiency graph of a 4A charger for a 2-cell application is provided in Figure 8.



Figure 8. Typical Charge Efficiency



APPLICATION INFORMATION

SGM41526 and SGM41527 can be used in portable applications with up to 4-cell Li-lon or Li-polymer batteries. The SGM41526 accurately regulates the battery voltage at the fixed 4.2V/cell value (minimum 2 cells) and with low leakage from battery. Number of cells is programmable by CELL pin. For the applications that need custom battery regulation voltage or use only one cell, the SGM41527 can be used. In this variant, the battery regulation voltage is adjustable through the FB pin similar to a conventional voltage regulator. Figure 9 shows a typical application circuit of the SGM41526 with a 2-cell battery (8.4V).

For power input, generally an adapter or power supply from 4.5V to 22V is needed. The minimum voltage range depends on the number of battery cells. Typically, the adapter current rating should be 500mA and higher.



NOTE: 12V input, 2-cell battery 8.4V, 2A charge current, 0.2A pre-charge/termination current, 3A DPM current, 17.6V input OVP, 0°C to 45°C TS.

Figure 9. Typical SGM41526 Schematic for a 2-Cell Battery Application

Design Requirements

As an example to explain the design procedure, suppose that a charger is needed with the parameters listed in Table 4.

Table 4. Design Requirements

Parameter	Example Value
Input Voltage Range	4.5V to 22V
Input Current DPM Limit	600mA (MIN)
Battery Voltage	18V (MAX)
Charge Current	4A (MAX)

The maximum battery voltage shows that a 4-cell battery is considered in the design.

Inductor Selection

Thanks to the high switching frequency of the device ($f_s = 1600$ kHz), small inductors and capacitors can be used in this design. The inductor should not saturate at the highest current that occurs at maximum charge current plus peak value of the ripple as given in Equation 13:

$$I_{SAT} \ge I_{CHG} + (1/2)I_{RIPPLE}$$
(13)

I_{CHG} is the charging current, and I_{RIPPLE} is the ripple current magnitude (peak-to-peak of the AC component).

Except for light loads, the inductor current is continues and the IRIPPLE is determined by the following equation:

$$I_{RIPPLE} = \frac{V_{IN} \times D(1-D)}{f_{s} \times L}$$
(14)

In which V_{IN} is the input voltage, D = V_{OUT}/V_{IN} is duty cycle, and L is the inductance value. Usually the highest ripple current is generated when duty cycle is equal or near 0.5. Inductor current ripple is typically chosen to be 20% to 40% of the full load DC current to get a reasonable compromise between inductor size and AC losses. Higher ripple, results in smaller inductor but with lower efficiency. The highest input voltage and charge current ranges should be considered for inductor design. Considering 30% ripple for this design ($I_{RIPPLE} \le 0.3I_{CHG}$):

$$0.3 \times 4A \ge \frac{20V \times 0.5 \times (1-0.5)}{1.6MHz \times L}$$
(15)

Or L ≥ 2.6µH

The initial tolerance of the commercial inductors is usually quite large (typically 10% - 20% and in some cases as high as 30%). The inductance also drops with higher currents (typically in the order of 20% at maximum current). Therefore, a good margin must be considered for selection of the inductor value by consideration of the initial tolerance, thermal and maximum current drops from the inductor datasheet. For this example, a 3.3μ H inductor is considered.

L = 3.3µH (nominal value of the inductor)

The minimum inductor saturation current from Equation 13 is:

$$I_{SAT} \ge 4A + \left(\frac{1}{2}\right) \times 0.3 \times 4A \rightarrow I_{SAT} \ge 4.6A$$

Inductor core type and form factor can be designed based on the required size, loss, magnetic noise coupling, cost, stock availability and reliability considerations.

Input Path Capacitors

The input capacitors carry two types of AC currents: (1) the converter switching ripple currents and (2) the high frequency (HF) transient currents of the switching. High frequency decoupling capacitors are necessary to prevent voltage ringing due to HF currents. Usually some bulk capacitance is also needed to avoid large input rail voltage ripples. Typically, a ceramic capacitor placed close to the switching leg (PVCC and PGND) is sufficient to circulate the switching frequency and high frequency AC currents. This capacitor needs to have low ESR and ESL. The capacitor self-resonance frequency should be selected well above switching frequency, otherwise it will not be able to bypass HF switching transient currents and large ringing noise may be seen on the PVCC. A combination of smaller size and larger size capacitors may be used for better noise suppression. Stable ceramic capacitors such as X5R or X7R are recommended. All capacitors should be able to carry the peak RMS current of the ripples. Input capacitor ripple current (I_{CIN}) can be calculated from Equation 16:

$$_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(16)

The highest ripple occurs at D = 0.5 and the worst case RMS ripple current is 0.5I_{CHG} (2A for this example).



Due to the capacitance drop at higher DC voltage bias and aging, a good margin should be considered for selection of the capacitor voltage rating. For a 20V maximum input a 25V capacitor works, however a 35V or higher voltage capacitor is recommended. For a high current (3A ~ 4A) charger, a minimum of 20μ F input capacitance is recommended but for lower currents (1A or less) 10μ F is sufficient.

Output Capacitor Selection

Applying a charge current with high ripple will deteriorate the battery lifetime and generates extra loss and heat. Therefore, it is important to bypass the inductor ripple using output capacitors and keep the voltage ripple low, allowing only the DC current to flow and charge the battery. The output capacitors should have enough RMS current rating to carry the worst-case current ripples. The RMS current (I_{COUT}) can be calculated as:

$$I_{\text{COUT}} = \frac{I_{\text{RIPPLE}}}{2 \times \sqrt{3}} \approx 0.29 \times I_{\text{RIPPLE}}$$
(17)

and the output ripple is given by Equation 18:

$$\Delta V_{o} = \frac{V_{OUT}}{8LCf_{S}^{2}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(18)

The ripple can be reduced by decreasing the cut off frequency of the LC filter ($f_r = \frac{1}{2\pi\sqrt{LC}}$). The SGM41526 and SGM41527

internal loop compensator is designed for a cut off frequency of 15kHz to 25kHz. Therefore, to achieve good loop stability, select the output capacitor such that LC filter cut off frequency is in the specified range. Stable ceramic capacitors (like X5R or X7R) are recommended with enough margin for the rated voltage (25V or higher). Selecting $C_{OUT} = 20\mu F$ (two parallel 10 μ F) will result in fr = 19.6kHz with the selected L = 3.3 μ H inductor.

Input Filter Design

Most portable applications must be able to handle hot adapter plug-in and removal. The parasitic line inductance of the adapter and the input capacitors of the charger form a second-order LC circuit that may create a transient over-voltage on the AVCC and damage the device. So careful design of the input filter with proper damping is important to assure the voltage peaks are well below the device limit. A common method is using a high ESR electrolytic input capacitor to damp the over-voltage spike. A TVS Zener diode with high current capability may also be used on the AVCC pin to clamp the transient peaks. If a more flexible and compact solution is needed, the input filter shown in Figure 10 can be used. In this network, R_iC_i filter damps the hot-plug oscillations and limits the over-voltage spikes to a safe level. D_i provides reverse voltage protection if a reverse polarity adapter is mistakenly connected or when the battery is also feeding AVCC. C_a is the decoupling capacitor of the AVCC that is placed right beside the AVCC and AGND pins. R_aC_a filter provides more damping and reduction of the dv/dt and magnitude of voltage spike. R_a also serves as a current limiter. C_a is typically less than the C_i, so R_i dominates in the total equivalent ESR for damping of hot plug-in spikes. R_i and R_a should have sufficient package size and power rating to dissipate inrush current losses without overheating. A final test is recommended to assure all requirements are satisfied in the worst conditions and to make the necessary adjustments.

For single-cell applications (applicable to SGM41527) if the input is 5V (a USB host or adapter), the D₁ diode can be omitted but R_a must be 5 Ω or higher to limit the current if a reverse voltage is mistakenly inserted.





Selecting Input Switch Pair (ACFET and RBFET)

Low $R_{DS(ON)}$, N-type MOSFETs are used for ACFET(Q1) and RBFET(Q2) as shown in Figure 11. Due to the relatively large amount of capacitance on the system power rail, PVCC and charger output, a large inrush current can flow in the switches if it is not managed properly. Slow turn-on of Q1 can reduce the inrush current. MOSFETs with relatively large drain-gate and gate-source parasitic capacitances (C_{GD} and C_{GS}) have slower turn-on time. External capacitors may be used if Q1 turn-on is not slow enough. As an example, external C_{GD} = 4.7nF and C_{GS} = 47nF can be used across Q1. Current and power rating of these switches should be selected with good margin compared to the maximum current from the adapter.







NOTE: Adapter input 20V OVP 22V, up to 4A charge current, 0.4A pre-charge current, 2A adapter current or 500mA USB current, 5°C to 40°C TS, system connected before sense resistor.

Figure 12. Typical Application Schematic with 4-Cell Unremovable Battery (OVP 20V)



NOTE: 15V input, 3-cell battery 12.6V, 4A charge current, 0.4A precharge/termination current, 4A DPM current, 0°C to 45°C TS.

Figure 13. A Typical 3-Cell Application Schematic with Battery Learn Function



NOTE: USB with input OVP 8V, selectable charge current limit of 900mA or 500mA, 0°C to 45°C TS, system connected after sense resistor.

Figure 14. Typical Application Schematic with Single-Cell Unremovable Battery

Layout Guidelines

A good PCB layout is critical for proper operation of the switching circuits. A list of important considerations for SGM41526 and SGM41527 layout design are provided here:

1. The switching node (SW) creates very high frequency noises several times higher than f_s (1.6MHz) due to sharp rise and fall times of the voltage and current in the switches. To reduce the ringing issues and noise generation, it is important to minimize impedance and loop area of the AC current paths. A graphical guideline for the current loops and their frequency content is provided in Figure 15.

2. Input and other decoupling capacitors must be placed as close as possible to the device pin and ground with the shortest copper trace and on the same layer of PCB.

2. Surface area of the SW node should be minimized to reduce capacitive HF noise coupling. Use a short and wide track connection to the inductor on the same layer of PCB. Keep sensitive and high impedance traces away from switching node and trace.

3. Place the charge current-sense resistor right next to the inductor and use the same layer of PCB for routing them to the device amplifier input while keeping them close together and away from high current paths.

Figure 16 shows the proper Kelvin connection of shunt resistors for accurate current sensing. Use decoupling capacitors at the point of connection to the device (between sense traces and between one of them and AGND).

4. Output capacitors should be placed right next to the sense resistor.

5. Keep input and output capacitor ground returns tied together and on the same layer before connecting them to the device PGND. Having all of them connected in a small geometric area right beside the device is highly recommended.

6. Keep AGND separated from PGND and connect them only in a single point under the device body and connected it to the thermal pad. Use AGND copper pour only under the device. A 0Ω resistor can be used for single point connection of AGND and PGND. Make connections to AGND with star geometry.

7. For proper cooling of the device, use several thermal vias connecting the thermal pad pour to the GND plane on the opposite side and other layers of the PCB. Use enough solder for thermal pad connections. Open via holes allow solder to penetrate to the other side and provide low thermal resistance. Apply solder to the opposite side thermal ground for better connection to the vias and better thermal cooling. Thermal ground should not be connected to PGND planes.

8. Remember that vias add some parasitic impedance (resistive/inductive) to the trace. So, it is generally recommended to avoid vias in the sensitive or high frequency paths.



Figure 15. Graphical Representation of the Switching and Transient Current Loops, and Capacitive Noise Coupling from SW Node





Figure 16. Sensing Resistor PCB Layout



PACKAGE OUTLINE DIMENSIONS

TQFN-5.5×3.5-24L



Symbol		nsions meters	Dimensions In Inches		
	MIN	MAX	MIN	MAX	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A2	0.203	3 REF	0.008	REF	
D	3.400	3.600	0.134	0.142	
D1	1.950	2.150	0.077	0.085	
E	5.400	5.600	0.213	0.220	
E1	3.950	4.150	0.156	0.163	
k	0.325	5 REF	0.013 REF		
b	0.200	0.300	0.008	0.012	
b1	0.150	0.250	0.006	0.010	
L	0.300	0.500	0.012	0.020	
е	0.500) BSC	0.020	BSC	
e1	1.500) BSC	0.059 BSC		

RECOMMENDED LAND PATTERN (Unit: mm)



TAPE AND REEL INFORMATION

REEL DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TQFN-5.5×3.5-24L	13″	12.4	3.80	5.80	1.00	4.0	8.0	2.0	12.0	Q1

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length Width (mm) (mm)		Height (mm)	Pizza/Carton	
13″	386	280	370	5	DD0002

