TS5A9411

SCDS241B - MAY 2008 - REVISED DECEMBER 2016

TS5A9411 10-Ω 1:2 SPDT Analog Switch Single-Channel 2:1 Multiplexer and Demultiplexer

1 Features

- Specified Break-Before-Make Switching
- Low ON-State Resistance (10- Ω Maximum at V_{CC} = 5 V)
- Low Power Consumption
- TTL- and CMOS-Compatible Control Input
- Low Input and Output Capacitance
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion
- 2.25-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Control Inputs Are 5.5-V Tolerant

2 Applications

- Cell Phones
- Communication Systems
- Portable Test Equipment
- Battery Operated Systems
- Sample-and-Hold Circuits

3 Description

The TS5A9411 device is a bidirectional, single-pole double-throw (SPDT) analog switch that is designed to operate from 2.25 V to 5.5 V. The device offers low ON-state resistance, low leakage, and low power with a break-before-make feature. These features make this device suitable for portable and battery-powered applications.

Device Information ⁽¹⁾						
PART NUMBER	PACKAGE	BODY SIZE (NOM)				
TS5A9411	SOT (6)	2.00 mm × 1.25 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3		cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions
6	Spe	cifications
	6.1	Absolute Maximum Ratings 3
	6.2	ESD Ratings 3
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics: 5-V Supply 4
	6.6	Electrical Characteristics: 3-V Supply 5
	6.7	Electrical Characteristics: 2.5-V Supply 6
	6.8	Typical Characteristics 7
7	Para	ameter Measurement Information
8	Deta	ailed Description 12
	8.1	Overview 12
	8.2	Functional Block Diagram 12

	8.3	Feature Description	12
	8.4	Device Functional Modes	12
9	App	ication and Implementation	13
	9.1	Application Information	13
	9.2	Typical Application	13
10	Pow	er Supply Recommendations	14
11		out	
	11.1	Layout Guidelines	14
	11.2	Layout Example	14
12	Dev	ice and Documentation Support	15
	12.1	Device Support	15
	12.2	Documentation Support	16
	12.3	Receiving Notification of Documentation Updates	16
	12.4	Community Resources	16
	12.5	Trademarks	16
	12.6	Electrostatic Discharge Caution	16
	12.7	Glossary	16
13		hanical, Packaging, and Orderable	
	Infor	mation	17

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (July 2008) to Revision B

Page

•	Added Device Information table, Pin Configuration and Functions section, Specifications section, ESD Ratings table, Recommended Operating Conditions table, Detailed Description section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted Ordering Information table; see Package Option Addendum at the end of the data sheet	1
•	Deleted Summary of Characteristics table	1
•	Moved ON-state switch current and ON-state peak switch current From: Absolute Maximum Ratings table To: Recommended Operating Conditions table	4
•	Added Thermal Information table	. 4
•	Changed Package thermal impedance, R _{0JA} , value in <i>Thermal Information</i> table From: 259°C/W To: 346.7°C/W	4
•	Deleted Charge Injection vs V _{COM} graph from Typical Characteristics	7
•	Changed graph title From: OFF Isolation vs Crosstalk ($V_{CC} = 3 V$) To: Crosstalk and Insertion Loss vs Frequency ($V_{CC} = 3 V$) in <i>Typical Characteristics</i>	7
•	Changed V+ to V _{CC} and IN to V _{IN} on all images in <i>Parameter Measurement Information</i>	

5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION		
NAME	NO.	I/O	DESCRIPTION		
COM	5	I/O	Common signal path		
GND	3	—	Digital ground		
IN	1	I	Digital control input. High = COM connected to NO; Low = COM connected to NC.		
NC	4	I/O	Normally closed signal path		
NO	6	I/O	Normally open signal path		
VCC	2	—	Power supply		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
Supply voltage	-0.3	6	V
Analog voltage ⁽³⁾	-0.3	V _{CC} + 0.3	V
Digital input voltage	-0.5	V _{CC} + 0.3	V
Analog port diode current (V_{NC} , V_{NO} , $V_{COM} < 0$)	-50		mA
Digital input clamp current (V _I < 0)	-50		mA
Continuous current through VCC		100	mA
Continuous current through GND	-100		mA
Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) This value is limited to 5.5 V (maximum).

6.2 ESD Ratings

			VALUE	UNIT
v		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾		V
V _{(ES}	_{SD)} Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

SCDS241B-MAY 2008-REVISED DECEMBER 2016

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.25	5.5	V
V _{NO}		NC	0	V _{CC}	
V _{NC}	Analog voltage	NO	0	V _{CC}	V
V _{COM}		СОМ	0	V _{CC}	
VI	Digital input voltage		0	5.5	V
	ON-state switch current (V_{NO} , V_{NC} , V_{C}	$_{OM} = 0$ to V_{CC})	-50	50	mA
	ON-state peak switch current (V_{NO} , V_{N}	$V_{\rm COM} = 0 \text{ to } V_{\rm CC})^{(1)}$	-200	200	mA

(1) Pulse at 1-ms duration < 10% duty cycle

6.4 Thermal Information

		TS5A9411	
	THERMAL METRIC ⁽¹⁾	DCK (SOT) 12 PINS 346.7 163.7 154.5 17.4	UNIT
		12 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	346.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	163.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	154.5	°C/W
ΨJT	Junction-to-top characterization parameter	17.4	°C/W
Ψјв	Junction-to-board characterization parameter	153.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics: 5-V Supply

$V_{CC} = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG	SWITCH							
_		V_{NO} or $V_{NC} = 3 V$, $V_{CC} = 4.5 V$,		$T_A = 25^{\circ}C$		5.3	9	Ω
r _{ON}	ON-state resistance	$I_{COM} = -10$ mA, Switch ON, see	e Figure 5	$-40^{\circ}C \le T_A \le 85^{\circ}C$			10	Ω
A	ON-state resistance match	V_{NO} or $V_{NC} = 3 V$, $V_{CC} = 4.5 V$,		$T_A = 25^{\circ}C$		0.03	0.3	Ω
Δr_{ON}	between channels	$I_{COM} = -10$ mA, Switch ON, see	e Figure 5	$-40^{\circ}C \le T_A \le 85^{\circ}C$			0.3	Ω
r _{on(FLAT)}	ON-state resistance flatness	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC}, V_{CC} = V_{COM}$ $I_{COM} = -10 \text{ mA}, \text{ Switch ON}, \text{ set}$				2		Ω
I _{NC(OFF)} ,		V_{NC} or V_{NO} = 1 V and V_{COM} = 1		$T_A = 25^{\circ}C$	-500		500	pА
I _{NO(OFF)}	NC, NO OFF leakage current	V_{NC} or V_{NO} = 4.5 V and V_{COM} = V_{CC} = 5.5 V, Switch OFF, see		$-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$	-3		3	nA
I _{NC(ON)} ,		V_{NC} or V_{NO} = 1 V and V_{COM} = 1		T _A = 25°C	-500		500	pА
I _{NO(ON)}	NC, NO ON leakage current	V_{NC} or V_{NO} = 4.5 V and V_{COM} = V_{CC} = 5.5 V, Switch ON, see F		$-40^{\circ}C \le T_{A} \le 85^{\circ}C$	-3		3	nA
	COM ON leakage current	V_{NC} or V_{NO} = Open, V_{COM} = 1	V or 4.5 V,	T _A = 25°C	-500		500	pА
I _{COM(ON)}	COM ON leakage current	V_{CC} = 5.5 V, Switch ON, see F	igure 7	$-40^{\circ}C \le T_A \le 85^{\circ}C$	-3		3	nA
DIGITAL I	NPUT (IN) ⁽¹⁾			·				
VIH	Input logic high	–40°C ≤ T₄ ≤ 85°C	$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5$	5 V	2.4		5.5	V
ЧН	input logic nigh	-40 C 3 T _A 3 85 C	$V_{CC} = 4.5 V$		2		5.5	v
VIL	Input logic low	4.5 V \leq V _{CC} \leq 5.5 V, -40°C \leq T	_ _A ≤ 85°C		0		0.8	V
	Input leakage current	$T_{A} = 25^{\circ}$		-0.05		0.05		
I _{IH} , I _{IL}	input leakage current	$v_1 = 3.3 v \text{ or } 0, v_{CC} = 5.5 v$		$-40^{\circ}C \le T_A \le 85^{\circ}C$	-0.05		0.05	μA
DYNAMIC	;							
+	Turnon time	$V_{COM} = 3 V, R_{L} = 300 \Omega, C_{L} =$	$V_{CC} = 5 V, T_A = 2$	25°C			9	ns
t _{ON}		35 pF, see Figure 9	$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5$	5 V, $-40^{\circ}C \le T_A \le 85^{\circ}C$			10	115

(1) All unused digital inputs of the device must be held at V_{CC}or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs* (SCBA004).

Electrical Characteristics: 5-V Supply (continued)

	PARAMETER	TES	T CONDITIONS		MIN	TYP	MAX	UNIT
	Turnoff time	$V_{COM} = 3 V, R_{L} = 300 \Omega, C_{L} =$	$V_{COM} = 3 V, R_I = 300 \Omega, C_I = V_{CC} = 5 V, T_A = 25^{\circ}C$				7	
t _{OFF}	Tumon time	35 pF, see Figure 9	$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$	′, –40°C ≤ T _A ≤ 85°C			7.5	ns
	Break-before-make time	$V_{NC} = V_{NO} = 3 V, R_{L} = 300 \Omega, Q$	C _L = 35 pF, see	$T_A = 25^{\circ}C$	1			
t _{BBM}	break-belore-make time	Figure 10	Figure 10 _	$-40^{\circ}C \le T_A \le 85^{\circ}C$	0.9			ns
Q _C	Charge injection	$V_{GEN} = 0, R_{GEN} = 0, C_L = 1 \text{ nF},$	see Figure 14			12.5		рС
$\begin{array}{c} C_{NC(OFF)},\\ C_{NO(OFF)} \end{array}$	NC, NO OFF capacitance	V_{NC} or $V_{NO} = V_{CC}$ or GND, f = 1	MHz, Switch OFF, s	see Figure 8		3.5		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V_{NC} or $V_{NO} = V_{CC}$ or GND, f = 1	V_{NC} or $V_{NO} = V_{CC}$ or GND, f = 1 MHz, see Figure 8			8.5		pF
C _{COM(ON)}	COM ON capacitance	$V_{COM} = V_{CC}$ or GND, f = 1 MHz	, Switch ON, see Fig	ure 8		8.5		pF
CI	Digital input capacitance	$V_I = V_{CC}$ or GND, f = 1 MHz, se	e Figure 8			25		pF
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON, see Fig.	ure 11			100		MHz
O _{ISO}	OFF isolation	$R_L = 50 \ \Omega, \ C_L = 5 \ pF, \ f = 1 \ MH$	z, Switch OFF, see F	igure 12		-84		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MH$	z, Switch ON, see Fig	gure 13		-85		dB
THD	Total harmonic distortion	$R_L = 600 \ \Omega, \ C_L = 50 \ pF, \ f = 20$	$R_L = 600 \Omega$, $C_L = 50 pF$, f = 20 Hz to 20 kHz, see Figure 15			0.03%		
SUPPLY								
	Popitivo oupply ourront	V = V or CND $V = EEV$		T _A = 25°C		0.01		
I _{CC}	Positive supply current	$v_{\rm I} = v_{\rm CC}$ of GND, $v_{\rm CC} = 5.5$ V,	$V_{I} = V_{CC}$ or GND, $V_{CC} = 5.5$ V, Switch ON or OFF				0.5	μA

 V_{CC} = 5 V, T_A = 25°C (unless otherwise noted)

6.6 Electrical Characteristics: 3-V Supply

 V_{CC} = 3 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG	SWITCH							
_		V_{NO} or $V_{NC} = 1.5 V$, $V_{CC} = 2.5$	7 V,	T _A = 25°C		11.5	15	
r _{ON}	ON-state resistance	$I_{COM} = -10$ mA, Switch ON, s	ee Figure 5	$-40^{\circ}C \le T_A \le 85^{\circ}C$			20	Ω
٨٣	ON-state resistance match	$V_{NO} \text{ or } V_{NC} = 1.5 \text{ V}, V_{CC} = 2.2 \text{ V}$	7 V,	T _A = 25°C		0.05	0.3	Ω
∆r _{ON}	between channels	$I_{COM} = -10$ mA, Switch ON, s	ee Figure 5	$-40^{\circ}C \le T_A \le 85^{\circ}C$			0.3	12
r _{ON(FLAT)}	ON-state resistance flatness	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC}, I_{COM}$	= -10 mA, Switch 0	DN, see Figure 5		2		Ω
I _{NC(OFF)} ,		V_{NC} or V_{NO} = 1 V and V_{COM} =		$T_A = 25^{\circ}C$	-400		400	pА
I _{NO(OFF)}	NC, NO OFF leakage current	V_{NC} or V_{NO} = 3 V and V_{COM} = V_{CC} = 3.3 V, Switch OFF, see		-40° C ≤ T _A ≤ 85°C	-2		2	nA
haran		V_{NC} or V_{NO} = 1 V and V_{COM} =		T _A = 25°C	-400		400	pА
I _{NC(ON)} , I _{NO(ON)}	NC, NO ON leakage current		V_{NC} or $V_{NO} = 3$ V and $V_{COM} = 3$ V; $V_{CC} = 3.3$ V, Switch ON, see Figure 7		-2		2	nA
	0011011	V_{NC} or V_{NO} = Open, V_{COM} = 1 V or 3 V,		T _A = 25°C	-400		400	pА
I _{COM(ON)}	COM ON leakage current		$V_{CC} = 3.3 \text{ V}$, Switch ON, see Figure 7		-2		2	nA
DIGITAL	INPUT (IN) ⁽¹⁾							
VIH	Input logic high	$-40^{\circ}C \le T_A \le 85^{\circ}C$			2		5.5	V
V _{IL}	Input logic low	$-40^{\circ}C \le T_A \le 85^{\circ}C$			0		0.8	V
	Input leakage current	$V_1 = 5.5 \text{ V or } 0, V_{CC} = 3.6 \text{ V}$		$T_A = 25^{\circ}C$	-0.05		0.05	μA
I _{IH} , I _{IL}	input leakage current	$v_1 = 5.5$ v or 0, $v_{CC} = 5.0$ v		$-40^{\circ}C \le T_A \le 85^{\circ}C$	-0.05		0.05	μΑ
DYNAMIC	>							
t	Turnon time	V_{COM} = 3 V, R_{L} = 300 Ω ,	V_{CC} = 3.3 V, T_A	= 25°C			13	ns
t _{ON}		$C_L = 35 \text{ pF}, \text{ see Figure 9}$	$2.7 \text{ V} \leq \text{V}_{\text{CC}} \leq 3$	$.3 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$			15	115
t	Turnoff time	$V_{COM} = 3 \text{ V}, \text{ R}_{L} = 300 \Omega,$	V _{CC} = 3.3 V, T _A = 25°C				7.5	ns
t _{OFF}		$C_L = 35 \text{ pF}, \text{ see Figure 9}$	$2.7 \text{ V} \leq \text{V}_{\text{CC}} \leq 3$	$.3 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$			8.5	115
tanu	Break-before-make time	$V_{NC} = V_{NO} = 3 \text{ V}, \text{ R}_{L} = 300 \Omega$, V _{CC} = 3.3 V,	$T_A = 25^{\circ}C$	1			ns
t _{BBM}	שופמת-שפוטופ-ווומגפ נוווופ	$C_L = 35 \text{ pF}, \text{ see Figure 10}$		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$				115
Q _C	Charge injection	$V_{GEN} = 0, R_{GEN} = 0, C_{L} = 1 n$	F, see Figure 14			6		рС

(1) All unused digital inputs of the device must be held at V_{CC}or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs* (SCBA004).

Electrical Characteristics: 3-V Supply (continued)

$V_{aa} =$	3 V	Т. =	25°C	(unless	otherwise	noted)
	υν.		. 20 0	10111033		noteur

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT			
C _{NC (OFF)} , C _{NO(OFF)}	NC, NO OFF capacitance	V_{NC} or $V_{NO} = V_{CC}$ or GND, f = 1 MHz, Switch OFF, s	3.5		pF			
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V_{NC} or $V_{NO} = V_{CC}$ or GND, f = 1 MHz, Switch OFF, s	$_{\rm IC}$ or V _{NO} = V _{CC} or GND, f = 1 MHz, Switch OFF, see Figure 8					
C _{COM(ON)}	COM ON capacitance	$V_{COM} = V_{CC}$ or GND, f = 1 MHz, Switch OFF, see Fi	V _{COM} = V _{CC} or GND, f = 1 MHz, Switch OFF, see Figure 8					
CI	Digital input capacitance	$V_{I} = V_{CC}$ or GND, f = 1 MHz, see Figure 8	2.5		pF			
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON, see Figure 11	100		MHz			
O _{ISO}	OFF isolation	$R_L = 50 \Omega$, f = 1 MHz, Switch OFF, see Figure 12	$R_L = 50 \Omega$, f = 1 MHz, Switch OFF, see Figure 12					
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, f = 1 MHz, Switch ON, see Figure 13		-85		dB		
THD	Total harmonic distortion	R_L = 600 Ω , C_L = 50 pF, f = 20 Hz to 20 kHz, see Fi	0.09%					
SUPPLY			¥					
			T _A = 25°C	0.01				
ICC	Positive supply current	$V_{I} = V_{CC}$ or GND, $V_{CC} = 3.6$ V, Switch ON or OFF	$-40^{\circ}C \le T_A \le 85^{\circ}C$		0.5	μA		

6.7 Electrical Characteristics: 2.5-V Supply

 V_{CC} = 2.5 V, T_{A} = 25°C (unless otherwise noted)

	PARAMETER	TE	MIN	TYP	MAX	UNIT		
ANALOG	SWITCH							
		V_{NO} or $V_{NC} = 1 V$, $V_{CC} = 2.25$	V,	$T_A = 25^{\circ}C$		15	25	
r _{ON}	ON-state resistance	$I_{COM} = -10$ mA, Switch ON, s		$-40^{\circ}C \le T_A \le 85^{\circ}C$			28	Ω
Ares	ON-state resistance match	$V_{NO} \text{ or } V_{NC} = 1 \text{ V}, \text{ V}_{CC} = 2.25$		$T_A = 25^{\circ}C$		0.06	0.3	Ω
Δr_{ON}	between channels	$I_{COM} = -10$ mA, Switch ON, s	ee Figure 5	$-40^{\circ}C \le T_A \le 85^{\circ}C$			0.3	52
r _{ON(FLAT)}	ON-state resistance flatness	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC}, V_{CC} = I_{COM} = -10 \text{ mA}, \text{ Switch ON, s}$				4		Ω
I _{NC(OFF)} ,		V_{NC} or V_{NO} = 1.5 V and V_{COM}		$T_A = 25^{\circ}C$	-300		300	pА
I _{NO(OFF)}	NC, NO OFF leakage current	V_{NC} or V_{NO} = 1.5 V and V_{COM} V_{CC} = 2.75 V, Switch OFF, see		$-40^{\circ}\mathrm{C} \leq \mathrm{T_{A}} \leq 85^{\circ}\mathrm{C}$	-1		1	nA
I _{NC(ON)} ,		V_{NC} or V_{NO} = 1.5 V and V_{COM}		$T_A = 25^{\circ}C$	-300		300	pА
I _{NO(ON)}	NC, NO ON leakage current	V_{NC} or V_{NO} = 1.5 V and V_{COM} V_{CC} = 2.75 V, Switch ON, see	= 1.5 V; Figure 7	$-40^{\circ}C \le T_A \le 85^{\circ}C$	-1		1	nA
		V_{NC} or V_{NO} = Open, V_{COM} = 0	$T_A = 25^{\circ}C$	-300		300	pА	
I _{COM(ON)}	COM ON leakage current	$V_{CC} = 2.75$ V, Switch ON, see	e Figure 7	$-40^{\circ}\mathrm{C} \leq \mathrm{T_{A}} \leq 85^{\circ}\mathrm{C}$	-1		1	nA
DIGITAL I	NPUT (IN) ⁽¹⁾							
V _{IH}	Input logic high			$-40^{\circ}C \le T_A \le 85^{\circ}C$	2		5.5	V
V _{IL}	Input logic low			$-40^{\circ}C \le T_A \le 85^{\circ}C$	0		0.4	V
I _{IH} , I _{IL}	Input leakage current	$V_1 = 5.5$ V or 0 V, $V_{CC} = 2.75$	V	$T_A = 25^{\circ}C$	-0.05		0.05	μA
ıH, ıL	input leakage current	vi = 0.0 v 0i 0 v, vcc = 2.70	v	$-40^{\circ}C \le T_A \le 85^{\circ}C$	-0.05		0.05	μΛ
DYNAMIC								
		$V_{COM} = 2 V, R_{L} = 300 \Omega,$	$V_{CC} = 2.5 \text{ V}, \text{ T}_{A} = 2.5 \text{ V}$	25°C			18	
t _{ON}	Turnon time	$C_L = 35 \text{ pF}$, see Figure 9	$\begin{array}{l} 2.25 \ V \leq V_{CC} \leq 2.7 \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array}$				20	ns
		V 2V B 200 O	$V_{CC} = 2.5 \text{ V}, \text{ T}_{A} = 2.5 \text{ V}$			8		
t _{OFF}	Turnoff time	$V_{COM} = 2 V, R_L = 300 \Omega,$ $C_L = 35 \text{ pF}, \text{ see Figure 9}$	$\begin{array}{l} 2.25 \ V \leq V_{CC} \leq 2.7 \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array}$				9.5	ns
•	Break-before-make time	$V_{\rm NC} = V_{\rm NO} = 2 \text{ V}, \text{ R}_{\rm L} = 300 \Omega$	C _L = 35 pF, see	$T_A = 25^{\circ}C$	1			
t _{BBM}	Dieak-Deloie-make ume	Figure 10		$-40^{\circ}C \le T_A \le 85^{\circ}C$	0.9			ns
Q _C	Charge injection	$V_{GEN} = 0, R_{GEN} = 0, C_L = 1 \text{ nI}$	F, see Figure 14			4.5		рС
C _{NC (OFF)} , C _{NO(OFF)}	NC, NO OFF capacitance	V_{NC} or $V_{NO} = V_{CC}$ or GND, f =	V_{NC} or V_{NO} = V_{CC} or GND, f = 1 MHz, Switch OFF, see Figure 8					
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	$V_{\rm NC}$ or $V_{\rm NO}$ = $V_{\rm CC}$ or GND, f =	1 MHz, Switch OFF,	see Figure 8		8.5		pF

(1) All unused digital inputs of the device must be held at V_{CC}or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs* (SCBA004).

Electrical Characteristics: 2.5-V Supply (continued)

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT			
C _{COM(ON)}	COM ON capacitance	$V_{COM} = V_{CC}$ or GND, f = 1 MHz, Switch OFF, see Fig.	jure 8	8.5		pF		
Ci	Digital input capacitance	$V_I = V_{CC}$ or GND, f = 1 MHz, see Figure 8	I = V _{CC} or GND, f = 1 MHz, see Figure 8 2.5					
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON, see Figure 11	$R_L = 50 \Omega$, Switch ON, see Figure 11 100					
O _{ISO}	OFF isolation	$R_L = 50 \Omega$, f = 1 MHz, Switch OFF, see Figure 12	-84		dB			
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, f = 1 MHz, Switch ON, see Figure 13	$R_L = 50 \Omega$, f = 1 MHz, Switch ON, see Figure 13					
THD	Total harmonic distortion	$R_L = 600 \ \Omega$, $C_L = 50 \ pF$, f = 20 Hz to 20 kHz, see Fig.	$R_L = 600 \Omega$, $C_L = 50 pF$, f = 20 Hz to 20 kHz, see Figure 15					
SUPPLY								
			$T_A = 25^{\circ}C$	0.01				
ICC	Positive supply current	$V_1 = V_{CC}$ or GND, $V_{CC} = 2.75$ V, Switch ON or OFF	$-40^{\circ}C \le T_A \le 85^{\circ}C$		0.5	μA		

 V_{CC} = 2.5 V, T_A = 25°C (unless otherwise noted)

6.8 Typical Characteristics



7 Parameter Measurement Information







 $I_{NC(OFF)}, I_{NC(PWROFF)}, I_{NO(OFF)}, I_{NO(PWROFF)}, I_{COM(OFF)}, I_{COM(PWROFF)}$





 $I_{\text{COM}(\text{ON})},\ I_{\text{NC}(\text{ON})},\ I_{\text{NO}(\text{ON})}$



V_{BIAS} = V_{CC} or GND

Capacitance is measured at NC,

NO, COM, and IN inputs during ON and OFF conditions.

 $V_{IN} = V_{CC}$ or GND



Parameter Measurement Information (continued)

 $C_{I},\ C_{COM(ON)},\ C_{NC(OFF)},\ C_{NO(OFF)},\ C_{NC(ON)},\ C_{NO(ON)}$

Figure 8. Capacitance



(1) All input pulses are supplied by generators having the following characteristics:

- PRR ≤ 10 MHz
- Z_O = 50 Ω
- t_r < 5 ns
- t_f < 5 ns

(2) C_L includes probe and jig capacitance.

Figure 9. Turnon and Turnoff Time



Parameter Measurement Information (continued)

- (1) All input pulses are supplied by generators having the following characteristics:
 - PRR ≤ 10 MHz
 - Z_Ω = 50 Ω
 - t_r < 5 ns
 - t_f < 5 ns
- (2) C_L includes probe and jig capacitance.





Figure 11. Bandwidth



Channel ON: NC to COM

Network Analyzer Setup

(632-mV P-P at 50-Ω load)

Source Power = 0 dBm

 $V_{IN} = V_{CC} \text{ or } GND$

DC Bias = 350 mV



Figure 12. OFF Isolation



Parameter Measurement Information (continued)









(1) All input pulses are supplied by generators having the following characteristics:

- PRR ≤ 10 MHz •
- $Z_{O} = 50 \ \Omega$
- t_r < 5 ns •
- t_f < 5 ns
- (2) C_L includes probe and jig capacitance.

Figure 14. Charge Injection



(1) C_L includes probe and jig capacitance.



8 Detailed Description

8.1 Overview

The TS5A9411 device is a 1:2 or single-pole-double-throw (SPDT) solid-state analog switch. The TS5A9411, like all analog switches, is bidirectional. When powered on, each COM pin is connected to the NC pin or NO pin depending on the status of the IN pin. If IN is low, COM is connected to NC. If IN is high, COM is connected to NO. The TS5A9411 is a break-before-make switch. This means that during switching, a connection is broken before a new connection is established. The NC and NO pins are never connected to each other.

8.2 Functional Block Diagram



8.3 Feature Description

The low ON-state resistance, ON-state resistance matching, and charge injection in the TS5A9411 make this switch an excellent choice for analog signals that require minimal distortion. The 2.25-V to 5.5-V operation allows compatibility with more voltage nodes, and the bidirectional I/Os can pass analog signals from 0 V to V_{CC} with low distortion.

8.4 Device Functional Modes

Table 1 lists the functional modes of the TS5A9411. If IN pin is low, COM is connected to NC. If IN is high, COM is connected to NO.

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON

Table 1. Function Table

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The switches are bidirectional, so the NO, NC, and COM pins can be used as either inputs or outputs. The device is used in systems where multiple analog or digital signals must be selected to pass across a single line.

9.2 Typical Application



Figure 16. Typical Application Diagram

9.2.1 Design Requirements

Pull the digitally controlled input select pin (IN) to V_{CC} or GND to avoid unwanted switch states that could result if the logic control pin is left floating.

9.2.2 Detailed Design Procedure

Select the appropriate supply voltage to cover the entire voltage swing of the signal passing through the switch because the input or output signal swing of the device is dependent of the supply voltage (V_{CC}).

Typical Application (continued)

9.2.3 Application Curve



Figure 17. r_{ON} vs V_{COM}

10 Power Supply Recommendations

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence VCC on first, followed by NO, NC, or COM pins.

Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{CC} supply to other components. A 0.1- μ F capacitor, connected from VCC to GND, is adequate for most applications.

11 Layout

11.1 Layout Guidelines

TI recommends placing a bypass capacitor as close to the supply pins (VCC and –VCC) as possible to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum. Minimize trace lengths and vias on the signal paths to preserve signal integrity.

11.2 Layout Example



Figure 18. Layout Recommendation

12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is ON.
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF.
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON.
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF.
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NO to COM) is ON.
CI	Capacitance of control input (IN).
I _{cc}	Static power-supply current with the control (IN) pin at V_{CC} or GND.
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO or COM to NC) in the ON state and the output (NC or NO) open.
ICOM(PWROFF)	Leakage current measured at the COM port during the power-down condition ($V_{CC} = 0$).
I _{IH} , I _{IL}	Leakage current measured at the control input (IN).
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions.
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open.
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state under worst-case input and output conditions.
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open.
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF state.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC, NO, or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance and ΔV_{COM} is the change in analog output voltage.
Δr_{ON}	Difference of r _{ON} between channels in a specific device.
r _{on}	Resistance between COM and NC or COM and NO ports when the channel is ON.
r _{on(flat)}	Difference of r _{ON} in a channel over the specified range of conditions.
t _{BBM}	Break-before-make time. This parameter is measured under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO) when the control signal changes state.
t _{OFF}	Turnoff time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM, NC, or NO) signal when the switch is turning OFF.
t _{on}	Turnon time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM, NC, or NO) signal when the switch is turning ON.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is

Device Support (continued)

defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.

- V_{COM} Voltage at COM.
- VI Voltage at the control input (IN).
- **V**_{IH} Minimum input voltage for logic high for the control input (IN).
- V_{IL} Maximum input voltage for logic low for the control input (IN).
- V_{NC} Voltage at NC.
- V_{NO} Voltage at NO.
- **X_{TALK}** Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC to NO or NO to NC). This is measured in a specific frequency and in dB.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following: Implications of Slow or Floating CMOS Inputs (SCBA004)

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TS5A9411DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(32F, 32R) (32H, 32P)	Samples
TS5A9411DCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(32F, 32R) 32H	Samples
TS5A9411DCKTG4	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(32F, 32R) 32H	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

3-Aug-2017

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	Il dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TS5A9411DCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
	TS5A9411DCKT	SC70	DCK	6	250	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A9411DCKR	SC70	DCK	6	3000	202.0	201.0	28.0
TS5A9411DCKT	SC70	DCK	6	250	202.0	201.0	28.0

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AB.

LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.