MCP629x 10MHz 轨至轨运算放大器


1 特性

- 增益带宽积产品: 典型值 10MHz
- 工作电源电压范围: 2.4V 至 5.5V
- 轨至轨输入/输出
- 低输入偏置电流: 1pA
- 低静态电流: 0.6mA
- 輸入电压噪声: 8.7nV/√Hz (f = 10kHz 时)
- 内部射频和 EMI 滤波器
- 工作温度范围: -40°C 至 125°C
- 单位增益稳定
- 由于具有电阻式开环输出阻抗,因此可在更高的容性负载下更轻松地实现稳定

2 应用

- 电源模块
- 烟雾探测器
- HVAC: 暖通空调
- 电池供电应用
- 传感器信号调节
- 光电二极管放大器
- 模拟滤波器
- 医疗仪器
- 笔记本电脑和 PDA
- 条形码扫描仪
- 音频接收器
- 汽车信息娱乐系统

低侧电机控制



3 说明

MCP6291(单通道)、MCP6292(双通道)和MCP6294(四通道)器件组成了一个通用低功耗运算放大器系列。具有轨至轨输入和输出摆幅、低静态电流(每通道的典型值为600μA)、10MHz的较宽带宽和低噪声(10kHz时为8.7nV√Hz)等特性,因此对于需要在成本与性能间实现良好平衡的各类应用需求,本系列器件非常有吸引力。其低输入偏置电流使该系列器件适合用于带有高源阻抗的应用。

MCP629x 采用稳健耐用的设计,方便电路设计人员使用。该器件具有单位增益稳定的集成 RFI 和 EMI 抑制滤波器,在过驱条件下不会出现反相并且具有高静电放电 (ESD) 保护(4kV 人体模型 (HBM))。


MCP629x 系列的工作温度范围为 –40°C 至 125°C。 该系列器件的电源电压范围为 2.4V 至 5.5V。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
MODOOM	SOT-23 (5)	1.60mm × 2.90mm
MCP6291	SC70 (5)	1.25mm × 2.00mm
	SOIC (8)	3.91mm × 4.90mm
MCP6292	VSSOP (8)	3.00mm × 3.00mm
	SOT-23 (8)	1.60mm × 2.90mm
MCP6294	SOIC (14)	8.65mm × 3.91mm
IVICF0294	TSSOP (14)	4.40mm × 5.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

小信号过冲与负载电容间的关系



		目录	•		
1	· 特性	1		8.3 Feature Description	19
2	2 应用	1		8.4 Device Functional Modes	19
3	3 说明	1	9	Application and Implementation	20
4				9.1 Application Information	
5				9.2 Typical Application	20
e			10	Power Supply Recommendations	
7				10.1 Input and ESD Protection	22
•	7.1 Absolute Maximum Ratings		11	Layout	23
	7.2 ESD Ratings			11.1 Layout Guidelines	23
	7.3 Recommended Operating Conditions			11.2 Layout Example	23
	7.4 Thermal Information: MCP6291		12	器件和文档支持	
	7.5 Thermal Information: MCP6292	9		12.1 文档支持	
	7.6 Thermal Information: MCP6294	9		12.2 相关链接	
	7.7 Electrical Characteristics: V _S (Total Supply Volt	tage) =		12.3 接收文档更新通知	
	$(V+) - (V-) = 2.4 V \text{ to } 5.5 V \dots$			12.4 社区资源	
	7.8 Typical Characteristics			12.5 商标	
8	•			12.6 静电放电警告	
	8.1 Overview			12.7 Glossary	
	8.2 Functional Block Diagram	18	13	机械、封装和可订购信息	24
	anges from Revision C (January 2019) to Revisi 已添加 向数据表添加了 SOT-23 (8) (DDF) 封装				Page
Cha	anges from Revision B (April 2018) to Revision	С			Page
•	已删除 从器件信息 表中删除了 SOT-23 封装预览符	夺号			1
•	已添加 向器件信息 表添加了 SC70 封装				1
•	Added DCK package information to Device Compa	arison Table	<u>,</u>		4
	Deleted DBV package preview notation from <i>Pin C</i>				
		-			
	Added DCK package drawing and pin functions to	•			
•	Added DBV (SOT-23) and DCK (SC70) thermal in	formation			8
Cha	anges from Revision A (October 2017) to Revisi	ion B			Page
	Added DGK package to Thermal Information table				
	Added DON package to Thermal Information table				
Cha	anges from Original (July 2017) to Revision A				Page
•	已删除 删除了器件信息 表中的 MCP6291 SC70、\$	SOT-553 和	SOIC	封装	1
	己删除 删除了 <i>器件信息</i> 表中的 MCP6292 WSON ⁵				
		•			
	已更改 将器件信息 表中的 MCP6294 14 引脚 SOIC				
	Deleted DCK, DRL, DSG, RTE and 8-pin D package				
•	Deleted DRL (SOT-533) package from MCP6291 ¡	pinout image	e and t	able in Pin Configuration and Functions se	ction 5
	Deleted MCP6291 DCK (SC70) and D (SOIC) pac and Functions section				
•	Deleted MCP6292 DSG (WSON) and DGS (VSSC Configuration and Functions section	OP) package	pinou	t drawings and pin table information in Pin	

MCP6291, MCP6292, MCP6294

ZHCSGF0D – JULY 2017 – REVISED OCTOBER 2019


•	Deleted package preview note from MCP6294 pinout drawing in <i>Pin Configuration and Functions</i> section	7
•	Added MCP6294 Thermal Information table	9

5 Device Comparison Table


DEVICE NO. OF CHANNELS	NO. OF			PACKAGI			
	DBV	DCK	D	DGK	PW	DDF	
MCP6291	1	5	5	_	_	_	_
MCP6292	2	_	_	8	8	_	8
MCP6294	4	_	_	14	_	14	_

6 Pin Configuration and Functions






MCP6291 DCK Package 5-Pin SC70 Top View



Pin Functions: MCP6921

PIN		PIN		
NAME	NO. SOT-23 (DBV) SC70 (DCK)		1/0	DESCRIPTION
NAME				
-IN	4	3	1	Inverting input
+IN	3	1	1	Noninverting input
OUT	1	4	0	Output
V-	2	8	_	Negative (lowest) supply or ground (for single-supply operation)
V+	5	5	_	Positive (highest) supply


MCP6292 D, DGK, DDF Packages 8-Pin SOIC, VSSOP Top View



Pin Functions: MCP6292

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
–IN A	2	ı	Inverting input, channel A	
+IN A	3	I	Noninverting input, channel A	
–IN B	6	1	Inverting input, channel B	
+IN B	5	1	Noninverting input, channel B	
OUT A	1	0	Output, channel A	
OUT B	7	0	Output, channel B	
V-	4	_	Negative (lowest) supply or ground (for single-supply operation)	
V+	8	_	Positive (highest) supply	

MCP6294 D, PW Packages 14-Pin SOIC, TSSOP Top View



Pin Functions: MCP6294

P	PIN			
NAME	NO.	1/0	DESCRIPTION	
–IN A	2	ı	Inverting input, channel A	
+IN A	3	I	Noninverting input, channel A	
–IN B	6	I	Inverting input, channel B	
+IN B	5	I	Ioninverting input, channel B	
–IN C	9	I	Inverting input, channel C	
+IN C	10	I	Noninverting input, channel C	
–IN D	13	I	Inverting input, channel D	
+IN D	12	I	Noninverting input, channel D	
OUT A	1	0	Output, channel A	
OUT B	7	0	Output, channel B	
OUT C	8	0	Output, channel C	
OUT D	14	0	Output, channel D	
V-	11	_	Negative (lowest) supply or ground (for single-supply operation)	
V+	4	_	Positive (highest) supply	

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)(1)

			MIN	MAX	UNIT
Supply voltage				6	V
Voltage ⁽²⁾		Common-mode	(V-) - 0.5	(V+) + 0.5	V
Signal input pins	Voltage (=/	Differential		(V+) - (V-) + 0.2	V
Current ⁽²⁾			-10	10	mA
Output short-circuit	(3)		Cont	inuous	mA
Specified, T _A			-40	125	°C
Junction, T _J				150	°C
Storage, T _{stg}		·	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
V	Clastrostatia diasharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_S	Supply voltage	2.4	5.5	V
	Specified temperature	-40	125	°C

7.4 Thermal Information: MCP6291

		MCP	MCP6291		
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	UNIT	
		5 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	221.7	263.3	°C/W	
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	144.7	75.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	49.7	51.0	°C/W	
ΨЈТ	Junction-to-top characterization parameter	26.1	1.0	°C/W	
ΨЈВ	Junction-to-board characterization parameter	49.0	50.3	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ Input pins are diode-clamped to the power-supply rails. Current limit input signals that can swing more than 0.5 V beyond the supply rails to 10 mA or less.

⁽³⁾ Short-circuit to ground, one amplifier per package.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.5 Thermal Information: MCP6292

		MCP6292				
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	DDF (SOT-23)	UNIT	
		8 PINS	8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	157.6	201.2	184.4	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	104.6	85.7	112.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	99.7	122.9	99.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	55.6	21.2	18.7	°C/W	
ΨЈВ	Junction-to-board characterization parameter	99.2	121.4	99.3	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.6 Thermal Information: MCP6294

		МСР	MCP6294					
	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	UNIT				
		14 PINS	14 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	106.9	135.8	°C/W				
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	64	64	°C/W				
$R_{\theta JB}$	Junction-to-board thermal resistance	63	79	°C/W				
ΨЈТ	Junction-to-top characterization parameter	25.9	15.7	°C/W				
ΨЈВ	Junction-to-board characterization parameter	62.7	78.4	°C/W				

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.7 Electrical Characteristics: V_s (Total Supply Voltage) = (V+) - (V-) = 2.4 V to 5.5 V

at $T_A = 25$ °C, $R_L = 10~k\Omega$ connected to V_S / 2, $V_{CM} = V_S$ / 2, and $V_{OUT} = V_S$ / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
OFFSET	VOLTAGE	Total			1			
Vos	Input offset voltage	V _S = 5 V		±0.3	±3	mV		
		$V_S = 5 \text{ V}, T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	±					
dV _{OS} /dT	Drift	$V_S = 5 \text{ V}, T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		±1.1		μV/°C		
PSRR	Power-supply rejection ratio	$V_S = 2.4 \text{ V} - 5.5 \text{ V}, V_{CM} = (V-)$		±7		μV/V		
	Channel separation, DC	At DC		100		dB		
	OLTAGE RANGE	N 24W 25W	04.) 04			.,		
V _{CM}	Common-mode voltage range	V _S = 2.4 V to 5.5 V	(V-) - 0.1	(V	+) + 0.1	V		
		$V_S = 5.5 \text{ V}$ $(V-) - 0.1 \text{ V} < V_{CM} < (V+) - 1.4 \text{ V}$ $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	80	103				
OMDD		$V_S = 5.5 \text{ V}$ $V_{CM} = -0.1 \text{ V to } 5.6 \text{ V}$ $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	57	87		10		
CMRR	Common-mode rejection ratio	$V_S = 2.4 \text{ V}$ $(V-) - 0.1 \text{ V} < V_{CM} < (V+) - 1.4 \text{ V}$ $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		88		dB		
		$V_S = 2.4 \text{ V}$ $V_{CM} = -0.1 \text{ V to } 1.9 \text{ V}$ $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		81				
INPUT B	IAS CURRENT				"			
I _B	Input bias current			±1		pA		
I _{os}	Input offset current			±0.05		pA		
NOISE								
En	Input voltage noise (peak-to-peak)	V _S = 5 V, f = 0.1 Hz to 10 Hz		4.77		μV_{PP}		
_	Input valtage paige density	$V_S = 5 \text{ V}, f = 10 \text{ kHz}, R_L = 10 \text{ k}\Omega$		8.7		nV/√H:		
e _n	Input voltage noise density	$V_S = 5 \text{ V}, \text{ f} = 1 \text{ kHz}, \text{ R}_L = 10 \text{ k}\Omega$		16		HV/VII.		
i _n	Input current noise density	f = 1 kHz		10		fA/√Hz		
INPUT C	APACITANCE							
C _{ID}	Differential			2		pF		
C _{IC}	Common-mode			4		pF		
OPEN-LO	OOP GAIN							
		$V_S = 2.4 \text{ V}$ (V-) + 0.04 V < V _O < (V+) - 0.04 V $R_L = 10 \text{ k}\Omega$		100				
۸	Open leen valtege grip	$V_S = 5.5 \text{ V}$ (V-) + 0.05 V < V _O < (V+) - 0.05 V $R_L = 10 \text{ k}\Omega$	104	130		٩D		
A _{OL}	Open-loop voltage gain	$V_S = 2.4 \text{ V}$ (V-) + 0.06 V < V _O < (V+) - 0.06 V $R_L = 2 \text{ k}\Omega$		100		dB		
	$V_S = 5.5 \text{ V}$ (V-) + 0.15 V < V _O < (V+) - 0.15 V $R_L = 2 \text{ k}\Omega$		130					
FREQUE	ENCY RESPONSE							
GBP	Gain bandwidth product	V _S = 5 V, G = 1		10		MHz		
φm	Phase margin	V _S = 5 V, G = 1		55		0		
SR	Slew rate	V _S = 5 V, G = 1		6.5		V/µs		
t _s	Settling time	To 0.1%, $V_S = 5$ V, 2-V step , $G = 1$ $C_L = 100$ pF		0.5		μs		
J	5 · ·	To 0.01%, $V_S = 5 \text{ V}$, 2-V step , $G = 1$ $C_L = 100 \text{ pF}$	1					
		V _S = 5 V						

Electrical Characteristics: V_s (Total Supply Voltage) = (V+) - (V-) = 2.4 V to 5.5 V (continued)


at $T_A = 25$ °C, $R_L = 10$ k Ω connected to V_S / 2, $V_{CM} = V_S$ / 2, and $V_{OUT} = V_S$ / 2 (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THD + N	Total harmonic distortion + noise ⁽¹⁾	$\begin{split} &V_S=5 \text{ V} \\ &V_O=1 \text{ V}_{RMS} \\ &G=1, f=1 \text{ kHz} \end{split}$		0.0008%		
OUTPUT					·	
V	Voltage output swing from supply rails	$V_{S} = 5.5 \text{ V}, R_{L} = 10 \text{ k}\Omega$			15	mV
Vo		$V_S = 5.5 \text{ V}, R_L = 2 \text{ k}\Omega$			50	mv
I _{SC}	Short-circuit current	V _S = 5 V		±50		mA
Z _O	Open-loop output impedance	V _S = 5 V, f = 10 MHz		100		Ω
POWER SUPPLY						
IQ	Quiescent current per amplifier	$V_{S} = 5.5 \text{ V}, I_{O} = 0 \text{ mA}$		600	1300	μΑ


⁽¹⁾ Third-order filter; bandwidth = 80 kHz at -3 dB.

7.8 Typical Characteristics

at $T_A = 25^{\circ}C$, $V_S = 5.5$ V, $R_L = 10$ k Ω connected to V_S / 2, $V_{CM} = V_S$ / 2, and $V_{OUT} = V_S$ / 2 (unless otherwise noted)












图 8. CMRR and PSRR vs Frequency (Referred to Input)







 $R_L = 10 \text{ k}\Omega$

 $V_S = 5.5 V$ $V_{CM} = (V-) - 0.1 \text{ V to } (V+) - 1.4 \text{ V}$ R_L = 10 $k\Omega$ $T_A = -40$ °C to 125°C

图 9. CMRR vs Temperature


图 10. CMRR vs Temperature








 $V_S = 2.4 \text{ V to } 5.5 \text{ V}$

图 12. 0.1-Hz to 10-Hz Input Voltage Noise










at $T_A = 25$ °C, $V_S = 5.5$ V, $R_L = 10$ k Ω connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)







图 25. Large-Signal Step Response

图 26. Short-Circuit Current vs Temperature







图 27. Electromagnetic Interference Rejection Ratio Referred to Noninverting Input (EMIRR+) vs Frequency

图 28. Channel Separation vs Frequency







图 30. Open Loop Voltage Gain vs Output Voltage

at $T_A = 25^{\circ}C$, $V_S = 5.5$ V, $R_L = 10$ k Ω connected to V_S / 2, $V_{CM} = V_S$ / 2, and $V_{OUT} = V_S$ / 2 (unless otherwise noted)




8 Detailed Description

8.1 Overview

The MCP629x series is a family of low-power, rail-to-rail input and output op amps. These devices operate from 2.4 V to 5.5 V, are unity-gain stable, and are designed for a wide range of general-purpose applications. The input common-mode voltage range includes both rails and allows the MCP629x series to be used in any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range in low-supply applications and are designed for driving sampling analog-to-digital converters (ADCs).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Rail-to-Rail Input

The input common-mode voltage range of the MCP629x family extends 100 mV beyond the supply rails for the full supply voltage range of 2.4 V to 5.5 V. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as the *Functional Block Diagram* shows. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.4 V to 100 mV above the positive supply, whereas the P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) - 1.4 V. There is a small transition region, typically (V+) - 1.2 V to (V+) - 1 V, in which both pairs are on. This 200-mV transition region can vary up to 200 mV with process variation. Thus, the transition region (with both stages on) can range from (V+) - 1.4 V to (V+) - 1.2 V on the low end, and up to (V+) - 1 V to (V+) - 0.8 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can degrade compared to device operation outside this region.

8.3.2 Rail-to-Rail Output

Designed as a low-power, low-voltage operational amplifier, the MCP629x series delivers a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of 10 k Ω , the output swings to within 15 mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails.

8.3.3 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return to the linear state. After the charge carriers return to the linear state, the device begins to slew at the specified slew rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time. The overload recovery time for the MCP629x series is approximately 200 ns.

8.4 Device Functional Modes

The MCP629x family has a single functional mode. These devices are powered on as long as the power-supply voltage is between 2.4 V $(\pm 1.2 \text{ V})$ and 5.5 V $(\pm 2.75 \text{ V})$.

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The MCP629x series features 10-MHz bandwidth and 6.5-V/ μ s slew rate with only 600 μ A of supply current per channel, providing good AC performance at low power consumption. DC applications are well served with a low input noise voltage of 8.7 nV / $\sqrt{\text{Hz}}$ at 10 kHz, low input bias current, and a typical input offset voltage of 0.3 mV.

9.2 Typical Application




图 33. MCP629x in a Low-Side, Motor-Control Application

9.2.1 Design Requirements

The design requirements for this design are:

Load current: 0 A to 1 AOutput voltage: 4.95 V

Maximum shunt voltage: 100 mV

Typical Application (接下页)

9.2.2 Detailed Design Procedure

The transfer function of the circuit in 图 33 is shown in 公式 1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain$$
 (1)

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using 公式 2.

$$R_{SHUNT} = \frac{V_{SHUNT_MAX}}{I_{LOAD_MAX}} = \frac{100mV}{1A} = 100m\Omega$$
 (2)

Using $\Delta \vec{x}$ 2, R_{SHUNT} is 100 m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the MCP629x to produce an output voltage of roughly 0 V to 4.95 V. The gain needed by the MCP629x to produce the necessary output voltage is calculated using $\Delta \vec{x}$ 3:

Gain
$$\frac{\left(V_{OUT_MAX} - V_{OUT_MIN}\right)}{\left(V_{IN_MAX} - V_{IN_MIN}\right)}$$
(3)

Using 公式 3, the required gain is calculated to be 49.5 V/V, which is set with resistors R_F and R_G . 公式 4 is used to size the resistors, R_F and R_G , to set the gain of the MCP629x to 49.5 V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)}$$
(4)

Choosing R_F as 165 k Ω and R_G as 3.4 k Ω provides a combination that equals roughly 49.5 V/V. \boxtimes 34 shows the measured transfer function of the circuit shown in \boxtimes 33.

9.2.3 Application Curve




图 34. Low-Side, Current-Sense Transfer Function

10 Power Supply Recommendations

The MCP629x series is specified for operation from 2.4 V to 5.5 V (±1.2 V to ±2.75 V); many specifications apply from -40°C to 125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 6 V can permanently damage the device; see the *Absolute Maximum Ratings* table.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout Example* section.

10.1 Input and ESD Protection

The MCP629x series incorporates internal ESD protection circuits on all pins. For input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10-mA, as stated in the *Absolute Maximum Ratings* table. 35 shows how a series input resistor is added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.




图 35. Input Current Protection

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of op amp itself. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground
 planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise
 pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the
 ground current. For more detailed information, see Circuit Board Layout Techniques.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in 🛚 37, keeping RF and RG close to the inverting input minimizes parasitic capacitance on the inverting input.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the
 plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is
 recommended to remove moisture introduced into the device packaging during the cleaning process. A
 low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

11.2 Layout Example




图 36. Schematic Representation for 图 37




图 37. Layout Example

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档:

《电路板布局技巧》(SLOA089)

12.2 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件,以及立即订购快速访问。

表 1. 相关链接

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
MCP6291	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
MCP6292	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
MCP6294	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.4 社区资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.7 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(-)					(-)	(6)	(-)		()	
MCP6291IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1U3F	Samples
MCP6291IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1EL	Samples
MCP6292IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	M292	Samples
MCP6292IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	M292	Samples
MCP6292IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	M292	Samples
MCP6292IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	MC6292	Samples
MCP6294IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MCP6294D	Samples
MCP6294IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	MCP6294	Samples
MCP6294IPWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	MCP6294	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MCP6291IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
MCP6291IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
MCP6292IDDFR	SOT- 23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
MCP6292IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
MCP6292IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
MCP6292IDR	SOIC	D	8	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
MCP6294IDR	SOIC	D	14	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
MCP6294IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
MCP6294IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MCP6294IPWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

30-Dec-2020




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MCP6291IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
MCP6291IDCKR	SC70	DCK	5	3000	190.0	190.0	30.0
MCP6292IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
MCP6292IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
MCP6292IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
MCP6292IDR	SOIC	D	8	2500	333.2	345.9	28.6
MCP6294IDR	SOIC	D	14	2500	336.6	336.6	41.3
MCP6294IDR	SOIC	D	14	2500	853.0	449.0	35.0
MCP6294IPWR	TSSOP	PW	14	2000	366.0	364.0	50.0
MCP6294IPWT	TSSOP	PW	14	250	366.0	364.0	50.0



SMALL OUTLINE TRANSISTOR




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.


SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE TRANSISTOR




NOTES: (continued)

^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.

DCK (R-PDSO-G5)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

DGK (S-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE



- : A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
 - Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
 - E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DGK (S-PDSO-G8)


PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153

PW (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PLASTIC SMALL OUTLINE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.


PLASTIC SMALL OUTLINE



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

PLASTIC SMALL OUTLINE




NOTES: (continued)

^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{7.} Board assembly site may have different recommendations for stencil design.




SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.