









**TPS62088** 

ZHCSHS6D - NOVEMBER 2017 - REVISED SEPTEMBER 2019

# 采用 1.2mm x 0.8mm 晶圆芯片级封装且适用于嵌入式应用的 TPS62088、2.4V 至 5.5V 输入电压、微型 6 引脚 3A 降压转换器

#### 1 特性

- DCS-Control 拓扑
- 效率高达 95%
- 26mΩ 和 26mΩ 内部功率 MOSFET
- 2.4V 至 5.5V 输入电压范围
- 4μA 工作静态电流
- 1%的输出电压精度
- 4MHz 开关频率
- 可实现轻负载效率的省电模式
- 可实现最低压降的 100% 占空比
- 有源输出放电
- 电源正常输出
- 热关断保护
- 断续短路保护
- 采用间距为 0.4mm 的 6 引脚 WCSP 和 PowerWCSP 封装
- 0.3mm 高的 YWC 封装支持嵌入式系统
- 支持 12mm<sup>2</sup> 的解决方案尺寸
- 支持高度小于 0.6mm 的解决方案
- 使用 TPS62088 并借助 WEBENCH® 电源设计器 创建定制设计方案

#### 2 应用

- 固态硬盘
- 可穿戴产品
- 智能手机
- 摄像头模块
- 光学模块

#### 3 说明


TPS62088 器件是一款高频同步降压转换器,经优化 具有小解决方案尺寸和高效率等特性。该器件的输入电 压范围为 2.4V 至 5.5V,支持常用电池技术。该转换 器在中等程度的负载到高负载时运行于脉宽调制 (PWM) 模式,并在轻负载时自动进入省电模式运行, 从而在整个负载电流范围内保持高效率。4MHz 的开关 频率允许 TPS62088 使用小型外部组件。凭借其所有 的 DCS-control 架构,可实现出色的负载瞬态性能和 输出电压调节精度。其他 功能 还具有过流保护、热关 断保护、有源输出放电和电源良好指示等其他特性。该 器件采用 6 引脚 WCSP 封装。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)		
TPS62088xx	YFP (6)	0.8mm x 1.2mm x 0.5mm		
1P302000XX	YWC (6)	0.8mm x 1.2mm x 0.3mm		


(1) 如需了解所有可用封装,请参阅产品说明书末尾的可订购产品 附录。

#### 典型应用原理图



Copyright © 2017, Texas Instruments Incorporated

#### 3.3V 输入电压效率



	_
-	سن
-	· ` ` ` `

1	特性1		8.4 Device Functional Modes	9
2	应用 1	9	Application and Implementation	10
3	说明 1		9.1 Application Information	10
4	修订历史记录 2		9.2 Typical Application	10
5	Device Options	10	Power Supply Recommendations	16
6	Pin Configuration and Functions	11	Layout	16
7	Specifications4		11.1 Layout Guidelines	16
•	7.1 Absolute Maximum Ratings4		11.2 Layout Example	17
	7.2 ESD Ratings		11.3 Thermal Considerations	17
	7.3 Recommended Operating Conditions	12	器件和文档支持	18
	7.4 Thermal Information		12.1 器件支持	18
	7.5 ELECTRICAL CHARACTERISTICS 4		12.2 文档支持	18
	7.6 Typical Characteristics		12.3 社区资源	18
8	Detailed Description 7		12.4 商标	18
٠	8.1 Overview		12.5 静电放电警告	18
	8.2 Functional Block Diagram		12.6 Glossary	18
	8.3 Feature Description	13	机械、封装和可订购信息	19

## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision C (May 2019) to Revision D	Page
已更改 将 TPS62088YWC 状态更改为生产	1
Added TPS62088YWCEVM-084 to the <i>Thermal information</i> table	<u>4</u>
Changes from Revision B (August 2018) to Revision C	Page
已添加 添加了 YWC 封装选项	1
Added YWC package drawing	3
Updated the device operation limitation	4
Changed Updated the thermal metric for YFP and YWC package	4
• 已添加 typical blanking time and deglitch delay of PG	9
Changes from Revision A (March 2018) to Revision B	Page
• 更改了封装信息页面	23
Changes from Original (November 2017) to Revision A	Page
已更改 在器件信息 表中将 TPS6208812、TPS6208818 和 TPS6208833 从"预览"更改成了"生产"	·。 1
Added TPS62088EVM-814 to the <i>Thermal information</i> table	
• Changed the symbol for the feed forward capacitor, from C3 to C4 and from 0.012 to 12 μ in Δ:	式 4 12

## 5 Device Options


### **Device Options**

PART NUMBER <sup>(1)</sup>	OUTPUT VOLTAGE
TPS62088YFP	Adjustable
TPS62088YWC	Adjustable
TPS6208812YFP	1.2 V
TPS6208818YFP	1.8 V
TPS6208833YFP	3.3 V


<sup>(1)</sup> For detailed ordering information, please check the PACKAGE OPTION ADDENDUM section at the end of this datasheet.

## 6 Pin Configuration and Functions

YFP Package Top View



YWC Package Top View



#### **Pin Functions**

PIN NAME NO.		1/0	DESCRIPTION
		I/O	DESCRIPTION
EN	A1	I	Device enable pin. To enable the device, this pin needs to be pulled high. Pulling this pin low disables the device. Do not leave floating.
PG	B1	0	Power good open drain output pin. The pull-up resistor can be connected to voltages up to 5.5 V. If unused, leave it floating.
FB	C1	I	Feedback pin. For the fixed output voltage versions, this pin must be connected to the output.
GND	C2	-	Ground pin.
SW	B2	0	Switch pin of the power stage.
VIN	A2	I	Input voltage pin.

#### 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
	VIN, FB, EN, PG	-0.3	6	
Voltage at Dina(2)	SW (DC)	-0.3	$V_{IN} + 0.3$	\ <u>'</u>
Voltage at Pins (2)	SW (DC, in current limit)	-1.0	$V_{IN} + 0.3$	V
	SW (AC, less than 10ns) <sup>(3)</sup>	-2.5	10	
Tomporatura	Operating Junction, T <sub>J</sub>	-40	150	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) While switching

#### 7.2 ESD Ratings

			VALUE	UNIT
.,		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\ /
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage range	2.4	5.5	V
V <sub>OUT</sub>	Output voltage range	0.6	4	V
I <sub>OUT</sub>	Output current range <sup>(1)</sup>	0	3	Α
I <sub>SINK_PG</sub>	Sink current at PG pin		1	mA
$V_{PG}$	Pull-up resistor voltage		5.5	V
TJ	Operating junction temperature	-40	125	°C

<sup>(1)</sup> For YFP package versions, lifetime is reduced when operating continuously at 3-A output current with the junction temperature higher than 85 °C.

#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	TPS62088				
I DERMAL METRIC		YFP (6-PINS)	YWC (6-PINS)	YFP EVM-814	YWC EVM-084	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	141.3	130.9	85.7	70.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	1.7	1.1	n/a <sup>(2)</sup>	n/a <sup>(2)</sup>	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	47.3	27.3	n/a <sup>(2)</sup>	n/a <sup>(2)</sup>	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	0.7	1.9	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	47.5	27.2	55.9	38.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 7.5 ELECTRICAL CHARACTERISTICS

 $T_J$  = -40 °C to 125 °C, and  $V_{IN}$  = 2.4 V to 5.5 V. Typical values are at  $T_J$  = 25 °C and  $V_{IN}$  = 5 V , unless otherwise noted.

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
SUPPLY	(					
$I_Q$	Quiescent current	EN = High, no load, device not switching		4	10	μΑ
I <sub>SD</sub>	Shutdown current	EN = Low, $T_J = -40^{\circ}C$ to $85^{\circ}C$		0.05	0.5	μΑ


<sup>(2)</sup> Not applicable to an EVM.

## **ELECTRICAL CHARACTERISTICS (continued)**

 $T_J$  = -40 °C to 125 °C, and  $V_{IN}$  = 2.4 V to 5.5 V. Typical values are at  $T_J$  = 25 °C and  $V_{IN}$  = 5 V , unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Under voltage lock out threshold	V <sub>IN</sub> falling	2.1	2.2	2.3	V
$V_{UVLO}$	Under voltage lock out hysteresis	V <sub>IN</sub> rising		160		mV
+	Thermal shutdown threshold	T <sub>J</sub> rising		150		°C
$T_{JSD}$	Thermal shutdown hysteresis	T <sub>J</sub> falling		20		°C
LOGIC	INTERFACE EN					
V <sub>IH</sub>	High-level input threshold voltage		1.0			V
$V_{IL}$	Low-level input threshold voltage				0.4	V
I <sub>EN,LKG</sub>	Input leakage current into EN pin			0.01	0.1	μΑ
SOFT S	TART, POWER GOOD					
t <sub>SS</sub>	Soft start time	Time from EN high to 95% of V <sub>OUT</sub> nominal		1.25		ms
	Davier and lawer threehold	V <sub>PG</sub> rising, V <sub>FB</sub> referenced to V <sub>FB</sub> nominal	94	96	98	%
V	Power good lower threshold	V <sub>PG</sub> falling, V <sub>FB</sub> referenced to V <sub>FB</sub> nominal	90	92	94	%
$V_{PG}$	Power good upper threshold	V <sub>PG</sub> rising, V <sub>FB</sub> referenced to V <sub>FB</sub> nominal	103	105	107	%
		V <sub>PG</sub> falling, V <sub>FB</sub> referenced to V <sub>FB</sub> nominal	108	110	112	%
$V_{PG,OL}$	Low-level output voltage	I <sub>sink</sub> = 1 mA			0.4	V
$I_{PG,LKG}$	Input leakage current into PG pin	V <sub>PG</sub> = 5.0 V		0.01	0.1	μΑ
OUTPU'	т					
		TPS6208812, PWM mode	1.188	1.2	1.212	
$V_{OUT}$	Output voltage accuracy	TPS6208818, PWM mode	1.782	1.8	1.818	V
		TPS6208833, PWM mode	3.267	3.3	3.333	
$V_{FB}$	Feedback regulation voltage	PWM mode	594	600	606	mV
$I_{FB,LKG}$	Feedback input leakage current	TPS62088, V <sub>FB</sub> = 0.6 V		0.01	0.05	μΑ
$R_{FB}$	Internal resistor divider connected to FB pin	TPS6208812, TPS6208818, TPS6208833		7.5		$M\Omega$
I <sub>DIS</sub>	Output discharge current	V <sub>SW</sub> = 0.4V; EN = LOW	75	400		mA
POWER	SWITCH		•			
_	High-side FET on-resistance			26		mΩ
R <sub>DS(on)</sub>	Low-side FET on-resistance			26		mΩ
I <sub>LIM</sub>	High-side FET switch current limit		3.6	4.3	5.0	Α
f <sub>SW</sub>	PWM switching frequency	I <sub>OUT</sub> = 1 A, V <sub>OUT</sub> = 1.8 V		4		MHz

### 7.6 Typical Characteristics




#### 8 Detailed Description

#### 8.1 Overview

The TPS62088 synchronous step-down converter adopts a new generation DCS-Control (Direct Control with Seamless transition into Power Save Mode) topology without the output voltage sense (VOS) pin. This is an advanced regulation topology that combines the advantages of hysteretic, voltage, and current mode control schemes.

The DCS-Control topology operates in PWM (pulse width modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM mode, the converter operates with its nominal switching frequency of 4 MHz, having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC current consumption to achieve high efficiency over the entire load current range. Because DCS-Control supports both operation modes (PWM and PFM) within a single building block, the transition from PWM mode to Power Save Mode is seamless and without effects on the output voltage. The devices offer both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Power Save Mode

As the load current decreases, the device enters Power Save Mode operation. The power save mode occurs when the inductor current becomes discontinuous. Power Save Mode is based on a fixed on-time architecture, as related in 公式 1.

$$t_{ON}$$
 250ns  $\times \frac{V_{OUT}}{V_{IN}}$  (1)

#### Feature Description (接下页)

In Power Save Mode, the output voltage rises slightly above the nominal output voltage. This effect is minimized by increasing the output capacitor or inductor value.

When the device operates close to 100% duty cycle mode, the device can't enter Power Save Mode regardless of the load current if the input voltage decreases to typically 10% above the output voltage. The device maintains output regulation in PWM mode.

#### 8.3.2 100% Duty Cycle Low Dropout Operation

The devices offer low input-to-output voltage difference by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. This is particularly useful in battery powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain output regulation, depending on the load current and output voltage can be calculated as:

$$V_{IN,MIN} = V_{OUT} + I_{OUT,MAX} \times (R_{DS(on)} + R_L)$$

#### where

- V<sub>IN.MIN</sub> = Minimum input voltage to maintain an output voltage
- I<sub>OUT MAX</sub> = Maximum output current
- R<sub>DS(on)</sub> = High-side FET ON-resistance
- R<sub>L</sub> = Inductor ohmic resistance (DCR)

#### (2)

#### 8.3.3 Soft Start

After enabling the device, there is a 250-µs delay before switching starts. Then, an internal soft startup circuitry ramps up the output voltage which reaches nominal output voltage during the startup time of 1 ms. This avoids excessive inrush current and creates a smooth output voltage rise slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

The device is able to start into a pre-biased output capacitor. It starts with the applied bias voltage and ramps the output voltage to its nominal value.

#### 8.3.4 Switch Current Limit and HICCUP Short-Circuit Protection

The switch current limit prevents the device from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current might occur with a shorted or saturated inductor or a heavy load or shorted output circuit condition. If the inductor current reaches the threshold I<sub>LIM</sub>, the high-side MOSFET is turned off and the low-side MOSFET remains off, while the inductor current flows through its body diode and quickly ramps down.

When this switch current limits is triggered 32 times, the device stops switching. The device then automatically starts a new start-up after a typical delay time of 128 µs has passed. This is named HICCUP short-circuit protection. The device repeats this mode until the high load condition disappears.

#### 8.3.5 Undervoltage Lockout

To avoid mis-operation of the device at low input voltages, under voltage lockout is implemented that shuts down the device at voltages lower than V<sub>IIVI O</sub>.

#### 8.3.6 Thermal Shutdown

The device goes into thermal shutdown and stops the power stage switching when the junction temperature exceeds T<sub>JSD</sub>. When the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically by switching the power stage again.

#### 8.4 Device Functional Modes

#### 8.4.1 Enable and Disable

The device is enabled by setting the EN pin to a logic High. Accordingly, shutdown mode is forced if the EN pin is pulled Low with a shutdown current of typically 50 nA. In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal switch smoothly discharges the output through the SW pin in shutdown mode. Do not leave the EN pin floating.

The typical threshold value of the EN pin is 0.89 V for rising input signal, and 0.62 V for falling input signal.

#### 8.4.2 Power Good

The device has a power good output. The PG pin goes high impedance once the FB pin voltage is above 96% and less than 105% of the nominal voltage, and is driven low once the voltage falls below typically 92% or higher than 110% of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 5.5 V.

The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used. The PG rising edge has a 100-µs blanking time and the PG falling edge has a deglitch delay of 20 µs.

	× = 3								
	DEVICE CONDITIONS	LOGIC STATUS							
	DEVICE CONDITIONS	HIGH IMPEDANCE	LOW						
	EN = High, V <sub>FB</sub> ≥ 0.576 V	√							
Fields	EN = High, V <sub>FB</sub> ≤ 0.552 V		$\checkmark$						
Enable	EN = High, V <sub>FB</sub> ≤ 0.63 V	√							
	EN = High, V <sub>FB</sub> ≥ 0.66 V		√						
Shutdown	EN = Low		$\checkmark$						
Thermal Shutdown	$T_{J} > T_{JSD}$		$\checkmark$						
UVLO	$0.7 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{UVLO}}$		$\sqrt{}$						
Power Supply Removal	V <sub>IN</sub> < 0.7 V	undefine	ed						

表 1. PG Pin Logic

#### 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

#### 9.2 Typical Application





图 5. Typical Application of Adjustable Output



Copyright © 2017, Texas Instruments Incorporated

图 6. Typical Application of Fixed Output

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in 表 2 as the input parameters.

表 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	2.4 V to 5.5 V
Output voltage	1.8 V
Maximum peak output current	3 A

表 3 lists the components used for the example.

表 3.	List	of	Components	of	冬	5
------	------	----	------------	----	---	---

REFERENCE	DESCRIPTION	MANUFACTURER <sup>(1)</sup>
C1	4.7 μF, Ceramic capacitor, 6.3 V, X7R, size 0603, JMK107BB7475MA	Taiyo Yuden
C2, C3	10 μF, Ceramic capacitor, 10 V, X7R, size 0603, GRM188Z71A106MA73D	Murata
C4	120 pF, Ceramic capacitor, 50 V, size 0603, GRM1885C1H121JA01D	Murata
L1	0.24 μH, Power Inductor, size 0603, DFE160810S-R24M (DFE18SANR24MG0)	Murata
R1	Depending on the output voltage, 1%, size 0603	Std
R2	100 k $\Omega$ , Chip resistor, 1/16 W, 1%, size 0603	Std
R3	100 kΩ, Chip resistor, 1/16 W, 1%, size 0603	Std

<sup>(1)</sup> See Third-party Products disclaimer.

#### 表 4. List of Components of 图 6, Smallest Solution

REFERENCE	DESCRIPTION	MANUFACTURER <sup>(1)</sup>
C1, C2, C3	10 μF, Ceramic capacitor, 6.3 V, X5R, size 0402, GRM155R60J106ME47	Murata
L1	0.24 μH, Power Inductor, size 0603, DFE160810S-R24M (DFE18SANR24MG0)	Murata
R3	100 kΩ, Chip resistor, 1/16 W, size 0402	Std

<sup>(1)</sup> See Third-party Products disclaimer.

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS62088 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 9.2.2.2 Setting The Output Voltage

Choose resistors R1 and R2 to set the output voltage within a range of 0.6V to 4V, according to  $\Delta \vec{x}$  3. To keep the feedback (FB) net robust from noise, set R2 equal to or lower than 100 kΩ to have at least 0.6 μA of current in the voltage divider. Lower values of FB resistors achieve better noise immunity, and lower light load efficiency, as explained in the application note SLYT469.

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) \quad R2 \times \left(\frac{V_{OUT}}{0.6V} - 1\right)$$
(3)

For devices with a fixed output voltage, the FB pin must be connected to V<sub>OUT</sub>. R1, R2 and C4 are not needed. The fixed output voltage devices have an internal feed forward capacitor.

#### 9.2.2.3 Feed Forward Capacitor

A feed forward capacitor (C4) is required in parallel with R1.  $\triangle$  $\sharp$  4 calculates the capacitor value. For the recommended 100k value for R2, a 120 pF feed forward capacitor is used.

C4 
$$\frac{12 \mu s}{R2}$$
 (4)

#### 9.2.2.4 Output Filter Design

The inductor and the output capacitor together provide a low-pass filter. To simplify this process, 表 5 outlines possible inductor and capacitor value combinations for most applications. Checked cells represent combinations that are proven for stability by simulation and lab test. Further combinations should be checked for each individual application.

表 5. Matrix of Output Capacitor and Inductor Combinations

NOMINAL L [µH] <sup>(1)</sup>	NOMINAL C <sub>OUT</sub> [µF] <sup>(2)</sup>								
NOMINAL L [µn]	10	2 x 10 or 1 x 22	47	100					
0.24	+	+(3)	+						
0.33	+	+	+						
0.47									

- (1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and -30%.
- (2) Capacitance tolerance and bias voltage derating is anticipated. The effective capacitance can vary by 20% and -50%.
- (3) This LC combination is the standard value and recommended for most applications. Other '+' marks indicate recommended filter combinations. Other values may be acceptable in some applications but should be fully tested by the user.

#### 9.2.2.5 Inductor Selection

The main parameter for the inductor selection is the inductor value and then the saturation current of the inductor. To calculate the maximum inductor current under static load conditions, 公式 5 is given.

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$

where

- I<sub>OUT,MAX</sub> = Maximum output current
- $\Delta I_1$  = Inductor current ripple
- f<sub>SW</sub> = Switching frequency
- L = Inductor value

It is recommended to choose a saturation current for the inductor that is approximately 20% to 30% higher than  $I_{L,MAX}$ . In addition, DC resistance and size should also be taken into account when selecting an appropriate inductor. 表 6 lists recommended inductors.

表 6. List of Recommended Inductors<sup>(1)</sup>

Inductance [µH]	Current Rating [A]	Dimensions [L x W x H mm]	DC Resistance [m $\Omega$ ]	Part Number
0.24	4.9	1.6 x 0.8 x 1.0	30	Murata, DFE160810S-R24M (DFE18SANR24MG0)
0.24	6.5	2.0 x 1.2 x 1.0	25	Murata, DFE201210U-R24M
0.24	4.9	1.6 x 0.8 x 0.8	22	Cyntec, HTEH16080H-R24MSR
0.25	9.7	4.0 x 4.0 x 1.2	7.64	Coilcraft, XFL4012-251ME
0.24	3.5	2.0 x 1.6 x 0.6	35	Wurth Electronics, 74479977124
0.24	3.5	2.0 x 1.6 x 0.6	35	Sunlord, MPM201606SR24M

(1) See Third-party Products disclaimer.

(5)

#### 9.2.2.6 Capacitor Selection


The input capacitor is the low-impedance energy source for the converters which helps to provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins. For most applications, 4.7  $\mu$ F is sufficient, though a larger value reduces input current ripple.


The architecture of the device allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends using X7R or X5R dielectrics. The recommended typical output capacitor value is 2 x 10  $\mu$ F or 1 x 22  $\mu$ F; this capacitance can vary over a wide range as outline in the output filter selection table.


A feed forward capacitor is required for the adjustable version, as described in Setting The Output Voltage. This capacitor is not required for the fixed output voltage versions.


#### 9.2.3 Application Curves


 $V_{IN} = 5.0 \text{ V}$ ,  $V_{OUT} = 1.8 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ , BOM =  $\frac{1}{8}$  3, unless otherwise noted.











#### $V_{IN} = 5.0 \text{ V}$ , $V_{OUT} = 1.8 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$ , BOM = $\frac{1}{8}$ 3, unless otherwise noted.

## 10 Power Supply Recommendations

V<sub>OUT</sub>

 $I_{OUT} = 1 A$ 

The device is designed to operate from an input voltage supply range from 2.4 V to 5.5 V. Ensure that the input power supply has a sufficient current rating for the application.

Time - 2µs/DIV

图 25. HICCUP Short Circuit Protection (Zoom In)


#### 11 Layout

#### 11.1 Layout Guidelines

The printed-circuit-board (PCB) layout is an important step to maintain the high performance of the device. See 图 26 and 图 27 for the recommended PCB layout.

- The input/output capacitors and the inductor should be placed as close as possible to the IC. This keeps the
  power traces short. Routing these power traces direct and wide results in low trace resistance and low
  parasitic inductance.
- The low side of the input and output capacitors must be connected properly to the power GND to avoid a GND potential shift.
- The sense traces connected to FB is a signal trace. Special care should be taken to avoid noise being
  induced. Keep these traces away from SW nodes. The connection of the output voltage trace for the FB
  resistors should be made at the output capacitor.
- Refer to \( \brace{\mathbb{R}} \) 26 and \( \brace{\mathbb{R}} \) 27 for an example of component placement, routing and thermal design.

#### 11.2 Layout Example



#### 11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are:

- Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the *Thermal Characteristics Application Notes*, SZZA017 and SPRA953.

### 12 器件和文档支持

### 12.1 器件支持

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 12.2 文档支持

#### 12.2.1 开发支持

#### 12.2.1.1 使用 WEBENCH® 工具创建定制设计

单击此处,使用 TPS62088 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

- 1. 首先输入输入电压  $(V_{IN})$ 、输出电压  $(V_{OUT})$  和输出电流  $(I_{OUT})$  要求。
- 2. 使用优化器拨盘优化该设计的关键参数,如效率、尺寸和成本。
- 3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下,可执行以下操作:

- 运行电气仿真,观察重要波形以及电路性能
- 运行热性能仿真,了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息,请访问 www.ti.com.cn/WEBENCH。

#### 12.2.2 相关文档

请参阅如下相关文档:

- 《热工特性应用手册》, SZZA017
- 《热工特性应用手册》, SPRA953

#### 12.3 社区资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。


## **YWC0006A**



#### PACKAGE OUTLINE

## PowerWCSP - 0.3 mm max height

POWER CHIP SCALE PACKAGE



#### NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.

#### **EXAMPLE BOARD LAYOUT**

## **YWC0006A**

## PowerWCSP - 0.3 mm max height

POWER CHIP SCALE PACKAGE



NOTES: (continued)


<sup>3.</sup> Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

#### **EXAMPLE STENCIL DESIGN**

## **YWC0006A**

## PowerWCSP - 0.3 mm max height

POWER CHIP SCALE PACKAGE




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

#### **PACKAGE OUTLINE**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.


YFP0006-C01

#### **EXAMPLE BOARD LAYOUT**

## YFP0006-C01

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

#### **EXAMPLE STENCIL DESIGN**

## YFP0006-C01

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS6208812YFPR	ACTIVE	DSBGA	YFP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1B5	Samples
TPS6208812YFPT	ACTIVE	DSBGA	YFP	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1B5	Samples
TPS6208818YFPR	ACTIVE	DSBGA	YFP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1B6	Samples
TPS6208818YFPT	ACTIVE	DSBGA	YFP	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1B6	Samples
TPS6208833YFPR	ACTIVE	DSBGA	YFP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1B7	Samples
TPS6208833YFPT	ACTIVE	DSBGA	YFP	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1B7	Samples
TPS62088YFPR	ACTIVE	DSBGA	YFP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	15X	Samples
TPS62088YFPT	ACTIVE	DSBGA	YFP	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	15X	Samples
TPS62088YWCR	ACTIVE	DSBGA	YWC	6	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	1GB	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE**: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### PACKAGE OPTION ADDENDUM

10-Dec-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 21-Aug-2020

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS6208812YFPR	DSBGA	YFP	6	3000	180.0	8.4	0.9	1.3	0.62	4.0	8.0	Q1
TPS6208812YFPT	DSBGA	YFP	6	250	180.0	8.4	0.9	1.3	0.62	4.0	8.0	Q1
TPS6208818YFPR	DSBGA	YFP	6	3000	180.0	8.4	0.9	1.3	0.62	4.0	8.0	Q1
TPS6208818YFPT	DSBGA	YFP	6	250	180.0	8.4	0.9	1.3	0.62	4.0	8.0	Q1
TPS6208833YFPR	DSBGA	YFP	6	3000	180.0	8.4	0.9	1.3	0.62	4.0	8.0	Q1
TPS6208833YFPT	DSBGA	YFP	6	250	180.0	8.4	0.9	1.3	0.62	4.0	8.0	Q1
TPS62088YFPR	DSBGA	YFP	6	3000	180.0	8.4	0.9	1.3	0.62	4.0	8.0	Q1
TPS62088YFPT	DSBGA	YFP	6	250	180.0	8.4	0.9	1.3	0.62	4.0	8.0	Q1
TPS62088YWCR	DSBGA	YWC	6	3000	180.0	8.4	0.95	1.35	0.38	4.0	8.0	Q1

www.ti.com 21-Aug-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS6208812YFPR	DSBGA	YFP	6	3000	182.0	182.0	20.0
TPS6208812YFPT	DSBGA	YFP	6	250	210.0	185.0	35.0
TPS6208818YFPR	DSBGA	YFP	6	3000	210.0	185.0	35.0
TPS6208818YFPT	DSBGA	YFP	6	250	210.0	185.0	35.0
TPS6208833YFPR	DSBGA	YFP	6	3000	182.0	182.0	20.0
TPS6208833YFPT	DSBGA	YFP	6	250	182.0	182.0	20.0
TPS62088YFPR	DSBGA	YFP	6	3000	182.0	182.0	20.0
TPS62088YFPT	DSBGA	YFP	6	250	182.0	182.0	20.0
TPS62088YWCR	DSBGA	YWC	6	3000	182.0	182.0	20.0