
74LVTH16244/74LVTN16244 3.3V, 16-Bit Buffers/Line Drivers with 3-State Outputs

GENERAL DESCRIPTION

The 74LVTH16244 and 74LVTN16244 are high-performance products with non-inverting 3-state bus outputs and they are designed for 3.3V V_{CC} operation. These devices are organized as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer with separate output enable inputs (n $\overline{\text{OE}}$). When n $\overline{\text{OE}}$ is low, these devices pass data from the nAn inputs to the nYn outputs. When n $\overline{\text{OE}}$ is high, the outputs are in the high-impedance state.

The 74LVTH16244 bus hold on data inputs eliminates the need for external pull-up/pull-down resistors to hold unused inputs.

LOGIC DIAGRAM



FEATURES

- 16-Bit Bus Interface
- 3-State Buffers
- Output Capability: +64mA/-32mA
- TTL Input and Output Switching Levels
- Input and Output Interface Capability to Systems at 5V Supply
- 74LVTH16244: Bus Hold on Data Inputs Eliminates the Need for External Pull-Up/Pull-Down Resistors
- Live Insertion and Extraction Permitted
- Power-Up 3-State
- No Bus Current Loading When Output is Tied to 5V Bus
- -40°C to +125°C Operating Temperature Range
- Available in a Green TSSOP-48 Package

FUNCTION TABLE

CONTROL INPUT	INPUT	OUTPUT
nŌĒ	nAn	nYn
L	L	L
L	Н	Н
Н	Х	Z

H = High Voltage Level

L = Low Voltage Level

Z = High-Impedance State

X = Don't Care

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
74LVTH16244	TSSOP-48	-40°C to +125°C	74LVTH16244XTS48G/TR	74LVTH16244 XTS48 XXXXX	Tape and Reel, 2500
74LVTN16244	TSSOP-48	-40°C to +125°C	74LVTN16244XTS48G/TR	74LVTN16244 XTS48 XXXXX	Tape and Reel, 2500

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage, V _{CC}	0.5V to 4.6V
Input Voltage, V _I ⁽²⁾	0.5V to 7V
Output Voltage, V _O ⁽²⁾	
Output in 3-State or High-State	0.5V to 7V
Input Clamping Current, I _{IK} (V _I < 0V)	50mA
Output Clamping Current, $I_{OK}(V_O < 0V)$	50mA
Output Current, Io	
Output in High-State	64mA
Output in Low-State	128mA
Supply Current, I _{CC}	128mA
Ground Current, I _{GND}	256mA
Junction Temperature (3)	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
HBM	8000V
CDM	1000V

RECOMMENDED OPERATING CONDITIONS

Supply Voltage, V _{CC}	2.7V to 3.6V
Input Voltage, V _I	0V to 5.5V
High-Level Output Current, I _{OH}	32mA
Low-Level Output Current, I _{OL}	64mA
Input Transition Rise and Fall Rate, $\Delta t/\Delta V$	
	10ns/V (MAX)
Operating Temperature Range	40°C to +125°C

OVERSTRESS CAUTION

- 1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.
- 2. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 3. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	FUNCTION
1, 48, 25, 24	$1\overline{OE}$, $2\overline{OE}$, $3\overline{OE}$, $4\overline{OE}$	Output Enable Inputs (Active Low).
2, 3, 5, 6	1Y0, 1Y1, 1Y2, 1Y3	Data Outputs.
8, 9, 11, 12	2Y0, 2Y1, 2Y2, 2Y3	Data Outputs.
13, 14, 16, 17	3Y0, 3Y1, 3Y2, 3Y3	Data Outputs.
19, 20, 22, 23	4Y0, 4Y1, 4Y2, 4Y3	Data Outputs.
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground.
7, 18, 31, 42	V _{CC}	Supply Voltage.
47, 46, 44, 43	1A0, 1A1, 1A2, 1A3	Data Inputs.
41, 40, 38, 37	2A0, 2A1, 2A2, 2A3	Data Inputs.
36, 35, 33, 32	3A0, 3A1, 3A2, 3A3	Data Inputs.
	4A0, 4A1, 4A2, 4A3	Data Inputs.

ELECTRICAL CHARACTERISTICS

(Full = -40°C to +125°C, all typical values are measured at V_{CC} = 3.3V and T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		TEMP	MIN	TYP	MAX	UNITS
Input Clamping Voltage	V _{IK}	$V_{CC} = 2.7V, I_{IK} = -18mA$		Full	-1.2	-0.78		V
High-Level Input Voltage	V _{IH}	V _{CC} = 2.7V to 3.6V		Full	2			V
Low-Level Input Voltage	V _{IL}	V _{CC} = 2.7V to 3.6V		Full			0.8	V
		$I_{OH} = -100 \mu A, V_{CC} = 2.7 V$	' to 3.6V	Full	V _{CC} - 0.05	V _{CC} - 0.001		
High-Level Output Voltage	V _{OH}	I _{OH} = -8mA, V _{CC} = 2.7V		Full	2.45	2.6		V
		I _{OH} = -32mA, V _{CC} = 3.0V		Full	2.1	2.65		
			I _{OL} = 100μA	Full		0.001	0.05	
		V _{CC} = 2.7V	I _{OL} = 24mA	Full		0.15	0.28	
Low-Level Output Voltage	V _{OL}		I _{OL} = 16mA	Full		0.1	0.18	V
		V _{CC} = 3.0V	I _{OL} = 32mA	Full		0.2	0.36	_
			I _{OL} = 64mA	Full		0.4	0.55	
		Control pins, V _{CC} = 3.6V,	V _I = V _{CC} or GND	Full		±0.01	±1	
		Control pins, V _{CC} = 0V o	Control pins, $V_{CC} = 0V$ or 3.6V, $V_1 = 5.5V$			0.01	5	
Input Leakage Current	l _l	Input data pins $^{(1)}$, $V_{CC} = 0V$ or 3.6V, $V_I = 5.5V$		Full Full		0.4	5	μA
		Input data pins (1), V _{CC} =	3.6V, V _I = V _{CC}	Full		0.3	2	_
		Input data pins ⁽¹⁾ , V _{CC} = 3.6V, V _I = GND		Full	-2	-0.01		_
		.,	V _O = 3.0V	Full		0.01	2	
Off-State Output Current	l _{oz}	$V_{CC} = 3.6V$	V _O = 0.5V	Full	-2	-0.01		μA
Output Leakage Current	I _{LO}	Output in high-state whe $V_O = 5.5V$, $V_{CC} = 3.0V$		Full		1	30	μA
Power-Up/Down Output Current	I _{O_PU/PD}	$V_{CC} \le 1.2V$, $V_O = 0.5V$ to $n\overline{OE} = don't care$	V_{CC} , $V_I = GND$ or V_{CC} ,	+25°C		0.01	10	μA
Power-Off Leakage Current	I _{OFF}	$V_{CC} = 0V$, V_1 or $V_0 = 0V$ t	o 5.5V	Full		0.01	10	μA
		V _{CC} = 3.6V,	Output high	Full		12	80	
Supply Current	Icc	$V_1 = GND \text{ or } V_{CC}$	Output low	Full		12	80	μΑ
		I _O = 0A	Outputs disabled (2)	Full		12	80	1
Additional Supply Current (3)	Δl _{cc}	Per input pin, $V_{CC} = 3.0V$ $V_{CC} - 0.6V$, other inputs a		Full		0.2	200	μA
Input Capacitance	Cı	V _I = 0V or 3.0V		+25°C		6		pF
Output Capacitance	Co	Outputs disabled, V _O = 0V or 3.0V		+25°C		9		pF
74LVTH16244 Only								
Bus Hold Low Current	I _{BHL}	V _{CC} = 3.0V, V _i = 0.8V		Full	50	100		μA
Bus Hold High Current	I _{BHH}	$V_{CC} = 3.0V, V_I = 2.0V$				-130	-75	μA
Bus Hold Low Overdrive Current ⁽⁴⁾	I _{BHLO}	Input data pins, V _I = 0V t	to 3.6V, V _{CC} = 3.6V	Full	500	200		μΑ
Bus Hold High Overdrive Current ⁽⁴⁾	I _{BHHO}	Input data pins, V _I = 0V t	to 3.6V, V _{CC} = 3.6V	Full		-280	-500	μА

NOTES:


- 1. Unused pins at V_{CC} or GND.
- 2. I_{CC} is measured with outputs pulled to V_{CC} or GND.
- 3. This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.
- 4. This is the bus hold overdrive current required to force the input to the opposite logic state.


DYNAMIC CHARACTERISTICS

(For test circuit, see Figure 1. All typical values are measured at Vcc = 3.3V and $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIO	NS	TEMP	MIN	TYP	MAX	UNITS
Low to High Propagation Dolov	+	nAn to nYn, See Figure 2	V _{CC} = 2.7V	+25°C		4.3		no
Low to High Propagation Delay	t _{PLH}	TIAIT to TITH, See Figure 2	V _{CC} = 3.0V to 3.6V	+25°C		4.3		ns
High to Low Propagation Doloy	+	nAn to nYn, See Figure 2	V _{CC} = 2.7V	+25°C		3.9		20
High to Low Propagation Delay	t _{PHL}	TIAIT to TITH, See Figure 2	V _{CC} = 3.0V to 3.6V	+25°C		3.7		ns
Off State to Lligh Propagation Polov	4	70 to 20 See Figure 2	V _{CC} = 2.7V	+25°C		5.3		20
Off-State to High Propagation Delay	t_{PZH}	nOE to nYn, See Figure 3	V _{CC} = 3.0V to 3.6V	+25°C		4.9		ns
Off State to Law Propagation Delay	4	70 to 20 Con Figure 2	V _{CC} = 2.7V	+25°C		5		20
Off-State to Low Propagation Delay	t _{PZL}	nOE to nYn, See Figure 3	V _{CC} = 3.0V to 3.6V	+25°C		4.9		ns
Link to Off Ctata Danagation Dalou			V _{CC} = 2.7V	+25°C		4.9		
High to Off-State Propagation Delay	t_{PHZ}	nOE to nYn, See Figure 3	V _{CC} = 3.0V to 3.6V	+25°C		4.6		ns
Laurta Off Chata Dana anation Dalou			V _{CC} = 2.7V	+25°C		5.4		
Low to Off-State Propagation Delay	t_{PLZ}	nOE to nYn, See Figure 3	V _{CC} = 3.0V to 3.6V	+25°C		5.4		ns

TEST CIRCUIT





Test conditions are given in Table 1.

Definitions for test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.


V_{EXT} = External voltage for measuring switching times.

Figure 1. Test Circuit for Measuring Switching Times

Table 1. Test Conditions

SUPPLY VOLTAGE	INPUT				LO	AD		V _{EXT}	
Vcc	Vı	fi	tw	t _R , t _F	CL	RL	t _{PHZ} , t _{PZH}	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}
2.7V to 3.6V	2.7V	≤ 10MHz	500ns	≤ 2.5ns	50pF	500Ω	GND	6V	Open

WAVEFORMS




Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 2. Input (nAn) to Output (nYn) Propagation Delays



Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 3. Enable and Disable Times

Table 2. Measurement Points

SUPPLY VOLTAGE	INF	TUT		OUTPUT	
V _{cc}	Vı	V _M	V _M	V _X	V _Y
2.7V to 3.6V	2.7V	1.5V	1.5V	V _{OL} + 0.3V	V _{OH} - 0.3V

74LVTH16244 74LVTN16244

3.3V, 16-Bit Buffers/Line Drivers with 3-State Outputs


REVISION HISTORY


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (MARCH 2021) to REV.A

Page


PACKAGE OUTLINE DIMENSIONS TSSOP-48





RECOMMENDED LAND PATTERN (Unit: mm)






Complead	D	imensions In Millimet	ers				
Symbol	MIN	MOD	MAX				
А			1.20				
A1	0.05	0.10	0.15				
A2	0.85	0.95	1.05				
b	0.18		0.26				
С	0.15		0.19				
D	12.40	12.50	12.60				
Е	7.90	8.10	8.30				
E1	6.00	6.10	6.20				
е		0.50 BSC					
L		1.00 REF					
L1	0.45		0.75				
θ	0°		8°				

TAPE AND REEL INFORMATION

REEL DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP-48	13"	24.4	8.60	13.00	1.80	4.0	12.0	2.0	24.0	Q1

TX10000.000

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
13″	386	280	370	5