

SGM5200 12-Bit, 1MSPS, 16 Channels, Single-Ended, Serial Interface ADC

GENERAL DESCRIPTION

The SGM5200 is a 12-bit multichannel inputs analog-to-digital converter (ADC). The device includes a capacitor based SAR ADC with inherent sample and hold circuit.

The SGM5200 accepts a wide power supply range from 2.7V to 5.25V. Very low power consumption makes the device suitable for battery-powered or isolated power supply applications.

A wide 1.7V to 5.25V digital I/O power supply range facilitates a glueless interface with the most commonly used digital hosts. The serial interface is controlled by nCS and SCLK for easy connection with microprocessors and DSP.

The input signal is sampled with the falling edge of nCS. It uses SCLK for conversion, serial data output and reading serial data in. The device allows auto sequencing of preselected channels or manual selection of a channel for the next conversion cycle.

There are two software selectable input ranges (0V to V_{REF} and 0V to 2 × V_{REF}), individually configurable GPIOs (four in case of the TSSOP package and one in TQFN package) and two programmable alarm thresholds per channel. These features make the device suitable for most data acquisition applications.

The SGM5200 offers an attractive power-down feature. This is extremely useful for power saving when the device is operated at lower conversion speeds.

The SGM5200 is available in Green TSSOP-38 and TQFN-5×5-32L packages. It operates over an ambient temperature range -40°C to +125°C.

FEATURES

- 1MHz Sample Rate
- 12-Bit Resolution
- 16 Channels
- Zero Latency
- 20MHz Serial Interface
- Analog Power Supply Range: 2.7V to 5.25V
- Digital I/O Power Supply Range: 1.7V to 5.25V
- Two Software Selectable Unipolar, Input Ranges
 - Range 1: 0V to V_{REF}
 - Range 2: 0V to 2 × V_{REF}
- Auto and Manual Modes for Channel Selection
- Two Programmable Alarm Thresholds per Channel
- Four Individually Configurable GPIOs in TSSOP Package and One GPIO in TQFN Package
- Typical Power Dissipation: 24mW (V_A = 5V, V_{BD} = 3V) at 1MSPS
- Power-Down Current: 1.4µA (TYP)
- Input Bandwidth: 45MHz (TYP) at -3dB
- Available in Green TSSOP-38 and TQFN-5×5-32L Packages

APPLICATIONS

PLC/IPC

Optical Line Card Monitoring Medical Instrumentation Digital Power Supplies Multichannel, General-Purpose Signal Monitoring High-Speed Data Acquisition Systems High-Speed Closed-Loop Systems

PACKAGE/ORDERING INFORMATION

| MODEL | PACKAGE DESCRIPTION | SPECIFIED TEMPERATURE RANGE | ORDERING NUMBER | PACKAGE MARKING | PACKING OPTION |
|---------|------------------------|-----------------------------------|--------------------|----------------------------|---------------------|
| SGM5200 | TSSOP-38 | -40℃ to +125℃ | SGM5200XTS38G/TR | SGM5200 XTS38 XXXXX | Tape and Reel, 4000 |
| 3GM5200 | TQFN-5×5-32L | -40℃ to +125℃ | SGM5200XTQL32G/TR | SGM5200 XTQL32 XXXXX | Tape and Reel, 3000 |

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.





Trace Code

- Date Code - Year

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

| AINP or CHx to AGND0.3V to V_A + 0.3V | |
|---|--|
| +VA to AGND, +VBD to BDGND0.3V to 6V | |
| Digital Input Voltage to BDGND0.3V to 6V | |
| Digital Output to BDGND0.3V to V_A + 0.3V | |
| Input Current to Any Pin except Supply Pins10mA to 10mA | |
| Junction Temperature+150°C | |
| Storage Temperature Range65°C to +150°C | |
| Lead Temperature (Soldering, 10s)+260°C | |
| ESD Susceptibility | |
| HBM4000V | |
| CDM | |

RECOMMENDED OPERATING CONDITIONS

| Analog Power Supply Voltage Range2.7V | to 5.25V |
|--|-------------|
| Digital I/O Power Supply Voltage Range1. | 7V to V_A |
| Reference Voltage Range | 2V to 3V |
| SCLK Frequency | 20MHz |
| Operating Temperature Range40°C to | › +125℃ |

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.



12-Bit, 1MSPS, 16 Channels, Single-Ended, Serial Interface ADC

PIN CONFIGURATIONS







12-Bit, 1MSPS, 16 Channels, Single-Ended, Serial Interface ADC

PIN DESCRIPTION

| PI | N | | | | | | | |
|--|--------------|-----------|---|---|--|--|--|--|
| TSSOP-38 | TQFN-5×5-32L | NAME | TYPE ⁽¹⁾ | FUNCTION | | | | |
| | | GPIO2 | DIO | General-Purpose Input or Output. | | | | |
| 1 | _ | Range | DI | Selects ADC Input Range High (1): select Range 2 (0V to $2 \times V_{REF}$), Low (0): select Range 1 (0V to V_{REF}). | | | | |
| 2 | _ | GPIO3 | DIO | General-Purpose Input or Output. | | | | |
| Ζ | _ | nPD | DI | Active Low Power-Down Input. | | | | |
| 3 | 30 | REFM | AI | Reference Ground. | | | | |
| 4 | 31 | REFP | Al | Reference Input. | | | | |
| 5, 29 | 21, 32 | +VA | - | Analog Power Supply. | | | | |
| 6, 10, 19, 20, 30 | 1, 22 | AGND | - | Analog Ground. | | | | |
| 7 | 2 | MXO | AO | Multiplexer Output. | | | | |
| 8 | 3 | AINP | AI | ADC Input Signal. | | | | |
| 9 | 4 | AINM | AI | ADC Input Ground. | | | | |
| 11 | 5 | CH15 | AI | | | | | |
| 12 | 6 | CH14 | AI | | | | | |
| 13 | 7 | CH13 | AI | | | | | |
| 14 | 8 | CH12 | AI | | | | | |
| 15 | 9 | CH11 | Al | | | | | |
| 16 | 10 | CH10 | Al | | | | | |
| 17 | 11 | CH9 | Al | | | | | |
| 18 | 12 | CH8 | Al | | | | | |
| 21 | 13 | CH7 | AI | Analog Channel for Multiplexer. | | | | |
| 22 | 14 | CH6 | AI | | | | | |
| 23 | 15 | CH5 | Al | | | | | |
| 24 | 16 | CH4 | Al | | | | | |
| 25 | 17 | CH3 | Al | | | | | |
| 26 | 18 | CH2 | Al | | | | | |
| 27 | 19 | CH1 | Al | | | | | |
| 28 | 20 | CH0 | Al | | | | | |
| 31 | 23 | nCS | DI | Chip-Select Input Pin. Active low. | | | | |
| 32 | 24 | SCLK | DI | Serial Clock Input Pin. | | | | |
| 33 | 25 | SDI | DI | Serial Data Input Pin. | | | | |
| 34 | 26 | SDO | DI | Serial Data Output Pin. | | | | |
| 35 | 27 | BDGND | - | Digital Ground. | | | | |
| 36 | 28 | +VBD | _ | Digital Power Supply. | | | | |
| 67 | 00 | GPIO0 | DIO | DIO General-Purpose Input or Output. | | | | |
| 37 | 29 | Alarm | DO Active High Alarm Output. For configuration, see the Programming section | | | | | |
| GPIO1 DIO General-Purpose Input or Output. | | | General-Purpose Input or Output. | | | | | |
| 38 | - | Low Alarm | DO | Active High Output Indicating Low Alarm. | | | | |

NOTE:

1. AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output, DIO = Digital Input or Output.

ELECTRICAL CHARACTERISTICS

(V_A = 2.7V to 5.25V, V_{BD} = 1.7V to V_A, V_{REF} = 2.5V \pm 0.1V, f_{SAMPLE} = 1MHz, Full = -40°C to +125°C, typical values are at T_A = +25°C, unless otherwise noted.)

| PARAMETER | SYMBOL | CON | DITIONS | MIN | TYP | MAX | UNITS |
|--------------------------------------|--------|---|------------------------------------|-------|----------------------------|------------------------|---------|
| Analog Input | | | | | | | |
| Full Casela Issuet On (1) | | Range 1 | | 0 | | V _{REF} | |
| Full-Scale Input Span ⁽¹⁾ | | Range 2 while 2 × \ | $V_{\text{REF}} \leq V_{\text{A}}$ | 0 | | 2 × V _{REF} | V |
| | | Range 1 | | -0.2 | | V _{REF} + 0.2 | ., |
| Absolute Input Range | | Range 2 while 2 × \ | -0.2 | | 2 × V _{REF} + 0.2 | V | |
| Input Capacitance | | | | | 31 | | pF |
| Input Leakage Current | | T _A = +125°C | | | 60 | | nA |
| System Performance | | | | | | | |
| Resolution | | | | | 12 | | Bits |
| | | Range 1 | | 11 | | | |
| No Missing Codes | | Range 2 | | 12 | | | Bits |
| | | Range 1 | | -3.50 | ±1.6 | 2.60 | (2) |
| Integral Linearity | | Range 2 | | -1.32 | ±0.8 | 1.32 | LSB (2) |
| | | Range 1 | | -1.00 | -1/+1.3 | 2.20 | |
| Differential Linearity | | Range 2 | -0.99 | ±0.5 | 1.00 | LSB | |
| (3) | | Range 1 | -4.00 | ±0.6 | 4.00 | | |
| ffset Error ⁽³⁾ | | Range 2 | | -5.60 | ±1.6 | 5.60 | LSB |
| | | Range 1 | | -5.20 | ±0.8 | 4.40 | |
| Gain Error | | Range 2 | | -4.10 | ±0.8 | 3.10 | LSB |
| | | Range 1 | | | ±1.8 | | |
| Total Unadjusted Error | TUE | Range 2 | | | ±1.9 | | LSB |
| Sampling Dynamics | | | | | | | |
| Conversion Time | | 20MHz SCLK | | | 800 | | ns |
| Acquisition Time | | | | | 325 | | ns |
| Maximum Throughput Rate | | 20MHz SCLK | | | | 1 | MHz |
| Aperture Delay | | | | | 6 | | ns |
| Dynamic Characteristics | | I | | | | | |
| - (4) | | | Range 1 | | -77 | | |
| Total Harmonic Distortion (4) | THD | 100kHz | Range 2 | | -79 | | dB |
| | | | Range 1 | 66.4 | 70.4 | | |
| Signal-to-Noise Ratio | SNR | 100kHz | Range 2 | 67.9 | 71.4 | | dB |
| | | | Range 1 | 65.6 | 69.5 | | |
| Signal-to-Noise + Distortion | | 100kHz | Range 2 | 66.7 | 70.7 | | dB |
| | | | Range 1 | | 78 | | |
| Spurious Free Dynamic Range | | 100kHz | Range 2 | | 81 | | dB |
| Small Signal Bandwidth | | At -3dB | | | 45 | | MHz |
| Channel-to-Channel Crosstalk | | Any off-channel with | ng sampled with DC | | -100 | | dB |
| | | From previously sar 100kHz, full-scale ir sampled with DC inp | | -84 | | UD | |



ELECTRICAL CHARACTERISTICS (continued)

(V_A = 2.7V to 5.25V, V_{BD} = 1.7V to V_A, V_{REF} = 2.5V \pm 0.1V, f_{SAMPLE} = 1MHz, Full = -40°C to +125°C, typical values are at T_A = +25°C, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | | |
|---|-----------------|--|-----------------------|-----------|------|------------|--|--|
| External Reference Input | | • | | | | | | |
| Reference Voltage at REFP ⁽⁵⁾ V _{REF} | | | 2 | 2.5 | 3 | V | | |
| Reference Input Resistance | | At f _{SAMPLE} = 1MHz | | 31 | | kΩ | | |
| Alarm Setting | | • | | • | | | | |
| High Threshold Range | | | 0 | | 4092 | LSB | | |
| Low Threshold Range | | | 0 | | 4092 | LSB | | |
| Digital Input/Output | | • | | • | | | | |
| | VIH | N/ 5 05 V/ | 3.10 | | | | | |
| | VIL | | | | 1.90 | 1 | | |
| | V _{IH} | | 1.25 | | | v | | |
| Logic Level | V _{IL} | V _{BD} = 1.7V | | | 0.45 | | | |
| | V _{OH} | At I _{SOURCE} = 200µA | V _{BD} - 0.2 | | | | | |
| | V _{OL} | At I _{SINK} = 200µA | | | 0.4 | | | |
| Data Format MSB First | | | | MSB First | | | | |
| Power Supply Requirements | | • | | • | | | | |
| +VA Supply Voltage | V _A | | 2.7 | 3.3 | 5.25 | V | | |
| +VBD Supply Voltage | V _{BD} | | 1.7 | 3.3 | 5.25 | V | | |
| | | At $V_A = 2.7V$ to 3.6V and 1MHz throughput | | 3 | | | | |
| | | At V_A = 2.7V to 3.6V static state | | 1.1 | | 1. | | |
| Supply Current (Normal Mode) | | At $V_A = 4.7V$ to 5.25V and 1MHz throughput | | 4.1 | 5.4 | mA | | |
| | | At $V_A = 4.7V$ to 5.25V static state | | 1.1 | 2.2 | | | |
| Power-Down State Supply Current | | | | 1.4 | | μΑ | | |
| +VBD Supply Current | | V_A = 5.25V, f_{SAMPLE} = 1MHz | | 1.3 | | mA | | |
| Power-Up Time | | | | 1 | | μs | | |
| Invalid Conversions after Power-Up or Reset | | | | 1 | | Conversion | | |

NOTES:

1. Ideal input span; does not include gain or offset error.

2. LSB means least significant bit.

3. Measured relative to an ideal full-scale input.

4. Calculated on the first nine harmonics of the input frequency.

5. Device is designed to operate over V_{REF} = 2V to 3V. However, one can expect lower noise performance at V_{REF} < 2.4V. This is due to SNR degradation resulting from lowered signal range.



TIMING REQUIREMENTS

(Full = -40°C to +125°C, V_A = 2.7V to 5.25V, unless otherwise noted.) ^{(1) (2)} (See Figure 1 and Figure 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | | |
|--|----------------------|------------------------|-----|-----|-----|-------|--|--|
| | | V _{BD} = 1.8V | | | 16 | | | |
| Conversion Time | t _{CONV} | V _{BD} = 3V | | | 16 | SCLK | | |
| | | V _{BD} = 5V | | | 16 | | | |
| | | V _{BD} = 1.8V | 40 | | | | | |
| Minimum Quiet Sampling Time Needed from Bus 3-State to Start of Next Conversion | t _Q | V _{BD} = 3V | 40 | | | ns | | |
| S-State to Start of Next Conversion | | V _{BD} = 5V | 40 | | | | | |
| | | V _{BD} = 1.8V | | | 38 | | | |
| Delay Time, nCS Low to First Data (DO-15) Out | t _{D1} | V _{BD} = 3V | | | 27 | ns | | |
| | | V _{BD} = 5V | | | 17 | | | |
| | | V _{BD} = 1.8V | 8 | | | | | |
| Setup Time, nCS Low to First Rising Edge of SCLK | t _{s∪1} | V _{BD} = 3V | 6 | | | ns | | |
| | | V _{BD} = 5V | 4 | | | | | |
| | | V _{BD} = 1.8V | | | 35 | | | |
| Delay Time, SCLK Falling to SDO Next Data Bit Valid | t _{D2} | V _{BD} = 3V | | | 27 | ns | | |
| | | V _{BD} = 5V | | | 17 | | | |
| | | V _{BD} = 1.8V | 13 | | | | | |
| Hold Time, SCLK Falling to SDO Data Bit Valid | t _{H1} | V _{BD} = 3V | | | ns | | | |
| | | V _{BD} = 5V | 12 | | | | | |
| | | V _{BD} = 1.8V | | | 26 | | | |
| Delay Time, 16 th SCLK Falling Edge to SDO 3-State | t _{D3} | V _{BD} = 3V | | | 22 | ns | | |
| | | V _{BD} = 5V | | | 13 | | | |
| | t _{su2} | V _{BD} = 1.8V | 2 | | | ns | | |
| Setup Time, SDI Valid to Rising Edge of SCLK | | V _{BD} = 3V | 3 | | | | | |
| | | V _{BD} = 5V | 4 | | | | | |
| | | V _{BD} = 1.8V | 12 | | | | | |
| Hold Time, Rising Edge of SCLK to SDI Valid | t _{H2} | V _{BD} = 3V | 10 | | | ns | | |
| | | V _{BD} = 5V | 6 | | | | | |
| | | V _{BD} = 1.8V | 20 | | | | | |
| Pulse Duration nCS High | t _{W1} | V _{BD} = 3V | 20 | | | ns | | |
| | | V _{BD} = 5V | 20 | | | | | |
| | | V _{BD} = 1.8V | | | 24 | | | |
| Delay Time nCS High to SDO 3-State | t _{D4} | V _{BD} = 3V | | | 21 | ns | | |
| | | V _{BD} = 5V | | | 12 | | | |
| | | V _{BD} = 1.8V | 20 | | | | | |
| Pulse Duration SCLK High | t _{wH} | V _{BD} = 3V | 20 | | | ns | | |
| | | V _{BD} = 5V | 20 | | | | | |
| | | V _{BD} = 1.8V | 20 | | | | | |
| Pulse Duration SCLK Low | t _{WL} | V _{BD} = 3V | 20 | | | ns | | |
| | | V _{BD} = 5V | 20 | | | | | |
| | - | V _{BD} = 1.8V | | | 20 | 0 | | |
| Frequency SCLK | V _{BD} = 3V | | | 20 | MHz | | | |
| | | V _{BD} = 5V | | | 20 | 1 | | |

NOTES:

1. 1.8V specifications apply from 1.6V to 1.9V, 3V specifications apply from 2.7V to 3.6V, 5V specifications apply from 4.75V to 5.25V. 2. With 50pF load.



TIMING DIAGRAM



nCS and transferred to the SDO frame n







TYPICAL PERFORMANCE CHARACTERISTICS











Signal-to-Noise + Distortion vs. Supply Voltage (Range 2)



Total Harmonic Distortion vs. Supply Voltage (Range 2)



SG Micro Corp

TYPICAL PERFORMANCE CHARACTERISTICS (continued)



SG Micro Corp

TYPICAL PERFORMANCE CHARACTERISTICS (continued)



150

150

TYPICAL PERFORMANCE CHARACTERISTICS (continued)







1.0 V_A = 5V, V_{BD} = 5V, f_S = 1MSPS 0.8 0.6 0.4 Offset Error (LSB) 0.2 0.0 -0.2 -0.4 -0.6 -0.8 -1.0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 Channel Number

Signal-to-Noise + Distortion Variation Across Channels





Offset Error Variation Across Channels

SG Micro Corp

TYPICAL PERFORMANCE CHARACTERISTICS (continued)



TYPICAL PERFORMANCE CHARACTERISTICS (continued)





FUNCTIONAL BLOCK DIAGRAM



NOTE:

1. There are 4 GPIOs in TSSOP package and 1 GPIO in TQFN package.

Figure 3. Block Diagram

TYPICAL APPLICATION CIRCUITS



Figure 4. Typical Application Circuit



DETAILED DESCRIPTION

Overview

The SGM5200 is a 12-bit, high-speed, low-power and successive approximation register (SAR) analog-to-digital converter (ADC) that uses an external reference. The architecture is based on charge redistribution, which inherently includes a sample/hold function. The analog inputs to the SGM5200 are provided to CHx input channels. All input channels share a common analog ground AGND. The SGM5200 has multiplexer breakout feature which allows user to connect the signal conditioning circuit between multiplexer output (MXO) and ADC input (AINP). This feature enables use of common signal conditioning block for the input signal which exhibit similar performance characteristics. SGM5200 can be programmed to select a channel manually or can be programmed into the auto channel select mode to sweep through the input channels automatically.

Figure 1 and Figure 2 show device operation timing. Device operation is controlled with nCS, SCLK and SDI. The device outputs its data on SDO.

Each frame begins with the falling edge of nCS. With the falling edge of nCS, the input signal from the selected channel is sampled and the conversion process is initiated. The device outputs data while the conversion is in progress. The 16-bit data word contains a 4-bit channel address, followed by a 12-bit conversion result in MSB first format. There is an option to read the GPIO status instead of the channel address. (Refer to Table 1, Table 2 and Table 5 for more details.)

The device selects a new multiplexer channel on the 2^{nd} SCLK falling edge. The acquisition phase starts on the 14^{th} SCLK rising edge. On the next nCS falling edge, the acquisition phase will end and the device starts a new frame.

The TSSOP packaged device has four general purpose IO (GPIO0 - GPIO3) pins while TQFN version has only one GPIO0 pin. The four pins can be individually programmed as GPO or GPI. It is also possible to use them for pre-assigned functions, refer to Table 9. GPO data can be written into the device through the SDI line. The device refreshes the GPO data on the nCS falling edge as per the SDI data written in previous frame.

Similarly the device latches GPI status on the nCS falling edge and outputs the GPI data on the SDO line (if GPI read is enabled by writing DI4 = 1 in the previous frame) in the same frame starting with the nCS falling edge.

The falling edge of nCS clocks out DO15 (the first bit of the 4-bit channel address) and remaining address bits are clocked out on every falling edge of SCLK until the third falling edge. The conversion result MSB is clocked out on the 4th SCLK falling edge and LSB on the 15th falling edge respectively for 12-bit. On the 16th falling edge of SCLK, SDO goes to the 3-state condition. The conversion ends on the 16th falling edge of SCLK. The nCS can be asserted (pulled high) only after 16 clocks have elapsed.

The device reads a 16-bit word on the SDI pin while it outputs the data on the SDO pin. SDI data is latched on every rising edge of SCLK starting with the 1st clock as shown in Figure 2. nCS can be asserted (pulled high) only after 16 clocks have elapsed.

The device has two (high and low) programmable alarm thresholds per channel. If the input crosses these limits, the device flags out an alarm on GPIO0/GPIO1 depending on the GPIO program register settings (refer to Table 9). The alarm is asserted (under the alarm conditions) on the 12th falling edge of SCLK in the same frame when a data conversion is in progress. The alarm output is reset on the 10th falling edge of SCLK in the next frame.

Reference

The SGM5200 can operate with an external $2.5V \pm 10mV$ reference. A clean, low noise and well-decoupled reference voltage on the REFP pin is required to ensure good performance of the converter. A low noise bandgap reference can be used to drive this pin. A 10μ F ceramic decoupling capacitor is required between the REFP and REFM pins of the converter. The capacitor should be placed as close as possible to the pins of the device.

Power Saving

The SGM5200 offers a power-down feature to save power when not in use. There are two ways to power down the device. It can be powered down by writing DI5 = 1 in the mode control register (refer to Table 1, Table 2 and Table 5); in this case, the device powers down on the 16th falling edge of SCLK in the next data frame. Another way to power down the device is through GPIO. GPIO3 can act as the nPD input (refer to Table 9, for assigning this functionality to GPIO3). This is an asynchronous and active low input. The device powers down instantaneously after GPIO3 (nPD) = 0. The device will power up again on the nCS falling edge while DI5 = 0 in the mode control register and GPIO3 (nPD) = 1.



Device Functional Modes

Channel Sequencing Modes

There are three modes for channel sequencing, namely manual mode, auto-1 mode and auto-2 mode. Mode selection is done by writing into the mode control register (refer to Table 1, Table 2 and Table 5). A new multiplexer channel is selected on the 2^{nd} falling edge of SCLK (as shown in Figure 1) in all three modes.

Manual Mode

When configured to operate in manual mode, the next channel to be selected is programmed in each frame and the device selects the programmed channel in the next frame. On power-up or after reset the default channel is 'channel 0' and the device is in manual mode.

Auto-1 Mode

In this mode, the device scans pre-programmed channels in ascending order. A new multiplexer channel is selected every frame on the 2^{nd} falling edge of SCLK. There is a separate program register for pre-programming the channel sequence. Table 3 and Table 4 show auto-1 program register settings.

Once programmed the device retains program register settings until the device is powered down, reset or reprogrammed. It is allowed to exit and re-enter the auto-1 mode any number of times without disturbing program register settings.

The auto-1 program register is reset to "FFFF" hex for SGM5200 upon device power-up or reset; implying the device scans all channels in ascending order.

Auto-2 Mode

In this mode, the user can configure the program register to select the last channel in the scan sequence. The device scans all channels from channel 0 up to and including the last channel in ascending order. The multiplexer channel is selected every frame on the 2^{nd} falling edge of SCLK. There is a separate program register for preprogramming of the last channel in the sequence (multiplexer depth). Table 6 lists the auto-2 program register settings for selection of the last channel in the sequence.

Once programmed the device retains program register settings until the device is powered down, reset or reprogrammed. It is allowed to exit and re-enter the auto-2 mode any number of times without disturbing program register settings.

On power-up or reset the bits DI[9:6] of the auto-2 program register are reset to "F" hex for SGM5200; implying the device scans all channels in ascending order.

Device Programming and Mode Control

The following section describes device programming and mode control. The device features two types of registers to configure and operate the device in different modes. These registers are referred as configuration registers. There are two types of configuration registers namely mode control register and program registers.

Mode Control Register

A mode control register is configured to operate the device in one of three channel sequencing modes, namely manual mode, auto-1 mode and auto-2 mode. It is also used to control user programmable features like range selection, device power-down control. GPIO read control and writing output data into the GPIO.

Program Registers

The program registers are used for device configuration settings and are typically programmed once on power-up or after device reset. There are different program registers such as auto-1 mode programming for preprogramming the channel sequence, auto-2 mode programming for selection of the last channel in the sequence, alarm programming for all 16 channels and GPIO for individual pin configuration as GPI or GPO or a pre-assigned function.

Device Power-Up Sequence

The device power-up sequence is shown in Figure 5. By default, the mode control register is configured for manual mode and the default channel is channel 0. As explained previously, the device offers program registers to configure user programmable features like GPIOs, Alarms and to preprogram the channel sequence for auto modes. At 'power-up or on reset', these registers are set to the default values listed in Table 1 to Table 9. On power-up or after reset, it is required to program mode control register and program registers to required mode of operation. Once configured, the device is ready to use in any of the three channel sequencing modes namely manual, auto-1 and auto-2.





NOTES:

1. The device continues its operation in manual mode channel 0 throughout the programming sequence and outputs valid conversion results. It is possible to change channel, range, GPIO by inserting extra frames in between two programming blocks. It is also possible to bypass any programming block if the user does not intend to use that feature.

2. It is possible to reprogram the device at any time during operation, regardless of what mode the device is in. During programming the device continues its operation in whatever mode it is in and outputs valid data.

Figure 5. Device Power-Up Sequence



Operating in Manual Mode

Figure 6 illustrates the steps involved in operating in manual channel sequencing mode. Table 1 lists the mode control register settings for manual mode. There are no program registers in manual mode.





SG Micro Corp

| Bits | Reset State | Logic State | Function | | | | | | | | |
|-----------|----------------|----------------|--|--|--------------------------|--------------------------|--|--|--|--|--|
| DI[15:12] | 0001 | 0001 | Selects manual mode. | | | | | | | | |
| DI44 | 0 | 1 | Enables programming of | nables programming of bits DI[6:0]. | | | | | | | |
| DI11 | 0 | 0 | Device retains values of I | DI[6:0] from the previous fram | e. | | | | | | |
| DI[10:7] | 0000 | | | s the address of the next char 6. For example, 0000 represe | | | | | | | |
| DI6 | 0 | 0 | Selects 0V to V _{REF} input r | Selects 0V to V _{REF} input range (Range 1). | | | | | | | |
| DIO | 0 | 1 | Selects 0V to 2 × V _{REF} inp | Selects 0V to 2 × V_{REF} input range (Range 2). | | | | | | | |
| DIE | 0 | 0 | 0 Device normal operation (no power-down). | | | | | | | | |
| DI5 | 0 | 1 | Device powers down on t | the 16 th SCLK falling edge. | | | | | | | |
| | | 0 | SDO outputs current cha on DO[11:0]. | nnel address of the channel o | on DO[15:12] followed by | 12-bit conversion result | | | | | |
| DI4 | 0 | 0 | GPIO3 - GPIO0 data (bot data bits DO[11:0] repres | der shown below. Lower | | | | | | | |
| | | 1 | DO15 | DO14 | DO13 | DO12 | | | | | |
| | | | GPIO3 ⁽¹⁾ | GPIO2 ⁽¹⁾ | GPIO1 ⁽¹⁾ | GPIO0 ⁽¹⁾ | | | | | |
| | | | | els configured as output. De bit and corresponding GPIO i | | | | | | | |
| DI[3:0] | 0000 | | DI3 | DI2 | DI1 | DI0 | | | | | |
| | | | GPIO3 ⁽¹⁾ | GPIO2 ⁽¹⁾ | GPIO1 ⁽¹⁾ | GPIO0 ⁽¹⁾ | | | | | |

Table 1. Mode Control Register Settings for Manual Mode

NOTE: 1. GPIO1 to GPIO3 are available only in TSSOP packaged device. TQFN device offers GPIO0 only.

Figure 7 shows an example in which manual mode is used to scan channels 4, 7 and 9. The command to select channel 4 (CH4) is issued in the n^{th} frame and the data corresponding to CH4 is available in the $(n+2)^{th}$ frame. Internally, the SDI command is parsed and on the rising edge of nCS of the $(n+1)^{th}$ frame and the MUX switches

accordingly on the 2^{nd} falling edge of SCLK in this frame. On the rising edge of nCS of the $(n+2)^{th}$ frame, the input signal for CH4 is sampled and the ADC sends the conversion data in this third frame. The device follows the same steps and the ADC sends the conversion data for CH7 and CH9 in the subsequent two frames.







Operating in Auto-1 Mode

Figure 8 illustrates the steps involved in entering and operating in auto-1 channel sequencing mode. Table 2 lists the mode control register settings for auto-1 mode.







| Bits | Reset State | Logic State | | Functi | on | | | | | |
|-----------|----------------|----------------|--|---|----------------------------|--------------------------|--|--|--|--|
| DI[15:12] | 0001 | 0010 | Selects auto-1 mode. | Selects auto-1 mode. | | | | | | |
| DI44 | 0 | 1 | Enables programming of b | oits DI[10:0]. | | | | | | |
| DI11 | 0 | 0 | Device retains values of D | I[10:0] from previous frame | | | | | | |
| DIAG | • | 1 | The channel counter is rea | set to the lowest programme | ed channel in the auto-1 p | rogram register. | | | | |
| DI10 | 0 | 0 | The channel counter incre | ments every conversion (no | o reset). | | | | | |
| DI[9:7] | 000 | xxx | Do not care. | | | | | | | |
| DIG | 0 | 0 | Selects 0V to V _{REF} input ra | ange (Range 1). | | | | | | |
| DI6 | 0 | 1 | Selects 0V to 2 × V_{REF} input range (Range 2). | | | | | | | |
| DIE | 0 | 0 | Device normal operation (no power-down). | | | | | | | |
| DI5 | 0 | 1 | Device powers down on the | ne 16 th SCLK falling edge. | | | | | | |
| | | 0 | SDO outputs current chan on DO[11:0]. | nel address of the channel | on DO[15:12] followed by | 12-bit conversion result | | | | |
| DI4 | 0 | | | th input and output) is ma represent 12-bit conversion | | | | | | |
| | | 1 | DO15 | DO14 | DO13 | DO12 | | | | |
| | | | GPIO3 ⁽¹⁾ | GPIO2 ⁽¹⁾ | GPIO1 ⁽¹⁾ | GPIO0 ⁽¹⁾ | | | | |
| | | | | ls configured as output. De it and corresponding GPIO | | | | | | |
| DI[3:0] | 0000 | | DI3 | DI2 | DI1 | DI0 | | | | |
| | | | GPIO3 ⁽¹⁾ | GPIO2 ⁽¹⁾ | GPIO1 ⁽¹⁾ | GPIO0 ⁽¹⁾ | | | | |

Table 2. Mode Control Register Settings for Auto-1 Mode

NOTE:1. GPIO1 to GPIO3 are available only in TSSOP packaged device. TQFN device offers GPIO0 only.

Consider a case where auto-1 mode is selected to scan channels 2 (CH2), 5 (CH5) and 6 (CH6) as represented in Figure 9. The program register for auto-1 mode must be programmed as described in Figure 9 before entering into this auto sequencing mode. The device enters into auto-1 mode on receiving the auto-1 mode command in the nth frame. This step causes the device to find the first enabled channel in ascending order and switch the MUX for CH2 in the $(n+1)^{th}$ frame. In the $(n+2)^{th}$ frame, the ADC samples the signal on CH2, shifts out the conversion results and the MUX also internally switches to CH5. In the (n+3)th frame, the ADC samples and shifts out the conversion result for CH5 and the MUX also internally switches to CH6. This process repeats until the last enabled channel is reached, in which case the process loops back to the first enabled channel. Entering auto-1 mode from any other mode also causes the device to restart from the first enabled channel. However, modifying the contents of the auto-1 mode program register while operating in auto-1 mode causes the device to scan for the next enabled channel.



SG Micro Corp

DETAILED DESCRIPTION (continued)

The auto-1 program register is programmed (once on power-up or reset) to pre-select the channels for the auto-1 sequence. Auto-1 program register programming requires two nCS frames for complete programming. In the first nCS frame the device enters the auto-1 register programming sequence and in the second frame it programs the auto-1 program register. Refer to Table 2, Table 3 and Table 4 for complete details.



NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 10. Auto-1 Register Programming Flowchart

Table 3. Program Register Settings for Auto-1 Mode

| Bits | Reset State | Logic State | Function |
|-----------|----------------|--------------------|--|
| Frame 1 | | | |
| DI[15:12] | NA | 1000 | Device enters auto-1 program sequence. Device programming is done in the next frame. |
| DI[11:0] | NA | Do not care. | |
| Frame 2 | | | |
| DI[15:0] | All '1' | 1 (Individual Bit) | A particular channel is programmed to be selected in the channel scanning sequence. The channel numbers are mapped one-to-one with respect to the SDI bits; for example, DI15 \rightarrow CH15, DI14 \rightarrow CH14 DI0 \rightarrow CH0. |
| נוניזט. | | 0 (Individual Bit) | A particular channel is programmed to be skipped in the channel scanning sequence. The channel numbers are mapped one-to-one with respect to the SDI bits; for example, DI15 \rightarrow CH15, DI14 \rightarrow CH14 DI0 \rightarrow CH0. |

Table 4. Mapping of Channels to SDI Bits for the SGM5200

| Device (1) | | | | | | | | SDI | Bits | | | | | | | |
|------------|-----|-----|-----|-----|-----|-----|-----|-----|------|-----|-----|-----|-----|-----|-----|-----|
| Device | | | | | | | | DI4 | DI3 | DI2 | DI1 | DI0 | | | | |
| 16 Chan | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 |

NOTE:

1. When operating in auto-1 mode, the device only scans the channels programmed to be selected.

Operating in Auto-2 Mode

Figure 11 illustrates the steps involved in entering and operating in auto-2 channel sequencing mode. Table 5 lists the mode control register settings for auto-2 mode.







| Bits | Reset State | Logic State | | Functi | on | | | | | |
|-----------|----------------|----------------|--|---|---------------------------|----------------------------|--|--|--|--|
| DI[15:12] | 0001 | 0011 | Selects auto-2 mode. | Selects auto-2 mode. | | | | | | |
| DI44 | 0 | 1 | Enables programming of b | oits DI[10:0]. | | | | | | |
| DI11 | 0 | 0 | Device retains values of D | I[10:0] from the previous fra | me. | | | | | |
| DI40 | 0 | 1 | Channel number is reset to | o CH0. | | | | | | |
| DI10 | 0 | 0 | Channel counter incremen | ts every conversion (no res | et). | | | | | |
| DI[9:7] | 000 | xxx | Do not care. | | | | | | | |
| DIO | 0 | 0 | Selects V _{REF} input range (F | Range 1). | | | | | | |
| DI6 | 0 | 1 | Selects 2 × V _{REF} input rang | Selects 2 × V _{REF} input range (Range 2). | | | | | | |
| DIE | 0 | 0 | Device normal operation (r | no power-down). | | | | | | |
| DI5 | 0 | 1 | Device powers down on th | e 16 th SCLK falling edge. | | | | | | |
| | | 0 | SDO outputs the current cl result on DO[11:0]. | hannel address of the chan | nel on DO[15:12] followed | d by the 12-bit conversion | | | | |
| DI4 | 0 | | | input and output) is mappe ent the 12-bit conversion res | | | | | | |
| | | 1 | DO15 | DO14 | DO13 | DO12 | | | | |
| | | | GPIO3 ⁽¹⁾ | GPIO2 ⁽¹⁾ | GPIO1 ⁽¹⁾ | GPIO0 ⁽¹⁾ | | | | |
| | | | | nels configured as output. it and corresponding GPIO i | | | | | | |
| DI[3:0] | 0000 | | DI3 | DI0 | | | | | | |
| | | | GPIO3 ⁽¹⁾ | GPIO2 ⁽¹⁾ | GPIO1 ⁽¹⁾ | GPIO0 ⁽¹⁾ | | | | |

Table 5. Mode Control Register Settings for Auto-2 Mode

NOTE: 1. GPIO1 to GPIO3 are available only in TSSOP packaged device. TQFN device offers GPIO0 only.

Figure 12 shows an example in which auto-2 mode is used to scan channels 0, 1 and 2. Auto-2 mode is selected to scan all channels until channel 2 (CH2) in ascending order by programming the auto-2 register as described in Figure 12. The device enters auto-2 mode on receiving the auto-2 mode command in the n^{th} frame. This step causes the MUX to switch to CH0 in the $(n+1)^{th}$ frame. In the $(n+2)^{th}$ frame, the ADC samples and shifts out the conversion results for CH0 because the MUX internally switches to CH1. In the $(n+3)^{th}$ frame, the ADC samples and the shifts out the

conversion result for CH1 and the MUX also switches to CH2 and so on. When this process reaches the maximum selected channel, CH2 in this case, the device returns to CH0 and repeats the cycle as long as the device remains in auto-2 mode. Entering auto-2 mode from any other mode also causes the device to restart from CH0. Additionally, modifying the contents of the for auto-2 program register while operating in auto-2 also causes the device to scan for restart from CH0.





SG Micro Corp

DETAILED DESCRIPTION (continued)

The auto-2 program register is programmed (once on power-up or reset) to pre-select the last channel (or sequence depth) in the auto-2 sequence. Unlike auto-1 program register programming, auto-2 program register programming requires only 1 nCS frame for complete programming. See Figure 13 and Table 6 for complete details.

Continued Operation in a Selected Mode

Once a device is programmed to operate in one of the modes, the user may want to continue operating in the same mode. Mode control register settings to continue operating in a selected mode are detailed in Table 7.



NOTE: The device continues its operation in the selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 13. Auto-2 Register Programming Flowchart

| Bits | Reset State | Logic State | Function |
|-----------|-------------|--------------|--|
| DI[15:12] | NA | 1001 | Auto-2 program register is selected for programming. |
| DI[11:10] | NA | Do not care. | |
| DI[9:6] | NA | aaaa | This 4-bit data represents the address of the last channel in the scanning sequence. During device operation in auto-2 mode, the channel counter starts at CH0 and increments every frame until it equals "aaaa". The channel counter roles over to CH0 in the next frame. |
| DI[5:0] | NA | Do not care. | |

Table 7. Continued Operation in a Selected Mode

| Bits | Reset State | Logic State | Function | | | | |
|-----------|-------------|----------------------|--|--|--|--|--|
| DI[15:12] | 0001 | 0000 | The device continues to operate in the selected mode. In auto-1 and auto-2 modes the channel counter increments normally, whereas in the Manual mode it continues with the last selected channel. The device ignores data on DI[11:0] and continues operating as per the previous settings. This feature is provided so that SDI can be held low when no changes are required in the mode control register settings. | | | | |
| DI[11:0] | All '0' | Device ignores these | bits when DI[15:12] is set to 0000 logic state. | | | | |



Programming

Digital Output

As discussed previously in overview, the digital output of the SGM5200 device is SPI compatible. The Table 8 lists the output codes corresponding to various analog input voltages.

GPIO Registers

Note that GPIO0, GPIO1, GPIO2 and GPIO3 are available in the TSSOP package. Only GPIO0 is available in the TQFN package.

The device has four general purpose input and output (GPIO) pins. Each of the four pins can be independently

Table 8. Ideal Input Voltages and Output Codes

programmed as general purpose output (GPO) or general purpose input (GPI). It is also possible to use the GPIOs for some pre-assigned functions (refer to Table 9 for details). GPO data can be written into the device through the SDI line. The device refreshes the GPO data on every nCS falling edge as per the SDI data written in the previous frame. Similarly, the device latches GPI status on the nCS falling edge and outputs it on SDO (if GPI is read enabled by writing DI4 = 1 during the previous frame) in the same frame starting on the nCS falling edge.

The details regarding programming the GPIO registers are illustrated in the flowchart in Figure 14. Table 9 lists the details regarding GPIO Register programming settings.

| Description | Analog | Digital Output | | | |
|-----------------------------|--|--|--------------------|----------|--|
| Full Scale Range | Range 1 \rightarrow V _{REF} | Range 2 \rightarrow 2 × V _{REF} | Straight Binary | | |
| Least Significant Bit (LSB) | V _{REF} /4096 | 2 × V _{REF} /4096 | Binary Code | Hex Code | |
| Full Scale | V _{REF} - 1LSB | 2 × V _{REF} - 1LSB | 1111 1111 1111 | FFF | |
| Midscale | V _{REF} /2 | V _{REF} | 1000 0000 0000 800 | | |
| Midscale - 1LSB | V _{REF} /2 - 1LSB | V _{REF} - 1LSB | 0111 1111 1111 | 7FF | |
| Zero | 0V 0V | | 0000 0000 0000 | 000 | |



NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 14. GPIO Program Register Programming Flowchart



Table 9. GPIO Program Register Settings

| Bits | Reset State | Logic State | Function |
|--|----------------|----------------|---|
| DI[15:12] | NA | 0100 | Device selects GPIO program registers for programming. |
| DI[11:10] | 00 | 00 | Do not program these bits to any logic state other than '00'. |
| DI9 0 | | 1 | Device resets all registers in the next nCS frame to the reset state shown in the corresponding tables (it also resets itself). |
| Dig 0 1 Device resets all registers in the next nCS frame to the reset state shown in the corresponding tables (it resets itself). DI8 0 Device normal operation. DI8 0 1 Device configures GPIO3 as the device power-down input. DI7 0 GPIO3 remains general purpose I or O. Program 0 for TQFN packaged device. DI7 0 GPIO2 remains general purpose I or O. Program 0 for TQFN packaged device. 0 GPIO2 remains general purpose I or O. Program 0 for TQFN packaged device. 0 GPIO1 and GPIO0 remain general purpose I or O. Valid setting for TQFN packaged device. 0 GPIO1 and GPIO0 remain general purpose I or O. Valid setting for TQFN packaged device. 0 Device configures GPIO0 as 'high or low' alarm output. This is an active high output. GPIO1 remains gen purpose I or O. Valid setting for TQFN packaged device. 0 Device configures GPIO1 as low alarm output. This is an active high output. GPIO1 remains gen purpose I or O. Valid setting for TQFN packaged device. 100 Device configures GPIO1 as low alarm output. This is an active high output. GPIO1 remains gen purpose I or O. Valid setting for TQFN packaged device. 110 Device configures GPIO1 as low alarm output. This is an active high output. GPIO0 remains general purpose I or O. Valid setting for TQFN packaged device. 10 | | | |
| | 0 | 1 | Device configures GPIO3 as the device power-down input. |
| Dio | 0 | 0 | GPIO3 remains general purpose I or O. Program 0 for TQFN packaged device. |
| | 0 | 1 | Device configures GPIO2 as device range input. |
| יום | 0 | 0 | GPIO2 remains general purpose I or O. Program 0 for TQFN packaged device. |
| | | 000 | GPIO1 and GPIO0 remain general purpose I or O. Valid setting for TQFN packaged device. |
| | 000 | xx1 | Device configures GPIO0 as 'high or low' alarm output. This is an active high output. GPIO1 remains general purpose I or O. Valid setting for TQFN packaged device. |
| DI[6:4] | | 010 | Device configures GPIO0 as high alarm output. This is an active high output. GPIO1 remains general purpose I or O. Valid setting for TQFN packaged device. |
| | | 100 | Device configures GPIO1 as low alarm output. This is an active high output. GPIO0 remains general purpose I or O. Setting not allowed for TQFN packaged device. |
| | | 110 | Device configures GPIO1 as low alarm output and GPIO0 as a high alarm output. These are active high outputs. Setting not allowed for TQFN packaged device. |
| Note: The | following se | ettings are v | valid for GPIO which are not assigned a specific function through bits DI[8:4]. |
| | 0 | 1 | GPIO3 pin is configured as general purpose output. Program 1 for TQFN packaged device. |
| DIS | 0 | 0 | GPIO3 pin is configured as general purpose input. Setting not allowed for TQFN packaged device. |
| DIO | 0 | 1 | GPIO2 pin is configured as general purpose output. Program 1 for TQFN packaged device. |
| 0200 | | 0 | GPIO2 pin is configured as general purpose input. Setting not allowed for TQFN packaged device. |
| DI1 0 - | | 1 | GPIO1 pin is configured as general purpose output. Program 1 for TQFN packaged device. |
| | U | 0 | GPIO1 pin is configured as general purpose input. Setting not allowed for TQFN packaged device. |
| DIO | 0 | 1 | GPIO0 pin is configured as general purpose output. Valid setting for TQFN packaged device. |
| DIU | U | 0 | GPIO0 pin is configured as general purpose input. Valid setting for TQFN packaged device. |

Alarm Thresholds for GPIO Pins

Each channel has two alarm program registers, one for setting the high alarm threshold and the other for setting the low alarm threshold. For ease of programming, two alarm programming registers per channel, corresponding to four consecutive channels, are assembled into one group (a total eight registers). There are four such groups for the 16-channel device respectively. The grouping of the various channels for each SGM5200 device is listed in Table 10. The details regarding programming the alarm thresholds are illustrated in the flowchart in Figure 15. Table 11 lists the details regarding the alarm program register settings.

Each alarm group requires 9 nCS frames for programming their respective alarm thresholds. In the first frame the

device enters the programming sequence and in each subsequent frame it programs one of the registers from the group. The device offers a feature to program less than eight registers in one programming sequence. The device exits the alarm threshold programming sequence in the next frame after it encounters the first exit alarm program bit high.

| Table 10. | Grouping | of Alarm | Program | Registers |
|-----------|----------|----------|---------|-----------|
|-----------|----------|----------|---------|-----------|

| Group NO. | Registers | | | | | |
|---|---|--|--|--|--|--|
| 0 | High and low alarm for channel 0, 1, 2 and 3. | | | | | |
| 1 High and low alarm for channel 4, 5, 6 and 7. | | | | | | |
| 2 | High and low alarm for channel 8, 9, 10 and 11. | | | | | |
| 3 | High and low alarm for channel 12, 13, 14 and 15. | | | | | |





NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.



| Bits | Reset State | Logic State | Function | | | | |
|-----------------------|--|--|--|--|--|--|--|
| Frame 1 | | | | | | | |
| | | 1100 | Device enters 'alarm programming sequence' for group 0. | | | | |
| DI[15:12] | NA | 1101 Device enters 'alarm programming sequence' for group 1. | | | | | |
| DI[15.12] | NA NA | 1110 | Device enters 'alarm programming sequence' for group 2. | | | | |
| | | 1111 | Device enters 'alarm programming sequence' for group 3. | | | | |
| Note: DI[1 format. | 5:12] = 11bb is the a | alarm progr | amming request for group bb. Here 'bb' represents the alarm programming group number in binary | | | | |
| DI[11:0] | NA | Do not car | e. | | | | |
| Frame 2 a | nd Onwards | | | | | | |
| DI[15:14] | NA | сс | Where "cc" represents the lower two bits of the channel number in binary format. The device programs the alarm for the channel represented by the binary number "bbcc". "bb" is programmed in the first frame. | | | | |
| DI13 NA | | 1 | High alarm register selection. | | | | |
| DIIS | NA . | 0 | Low alarm register selection. | | | | |
| | | 0 | Continue alarm programming sequence in the next frame. | | | | |
| DI12 | NA | Exit alarm programming in the next frame. Note: If the alarm programming sequence is not terminated using this feature then the device will remain in the alarm programming sequence state and all SDI data will be treated as alarm thresholds. | | | | | |
| DI[11:10] | NA | xx | Do not care. | | | | |
| DI[9:0] | All ones for high alarm register and all zeros for low alarm register | a data represents the alarm threshold. The 10-bit alarm threshold is compared with the upper 10-bit e 12-bit conversion result. The device sets off an alarm when the conversion result is higher (high lower (low alarm) than this number. For 10-bit devices, all 10 bits of the conversion result are with the set threshold. For 8-bit devices, all 8 bits of the conversion result are compared with DI9 to 1, DI0 are 'do not care'. | | | | | |

Table 11. Alarm Program Register Settings



APPLICATION INFORMATION

In general applications, when the internal multiplexer is updated, the previously converted channel charge is stored in the 31pF internal input capacitance that disturbs the voltage at the newly selected channel. This disturbance is expected to settle to less than 1/2LSB during sampling (acquisition) time to avoid degrading converter performance. The initial absolute disturbance error at the channel input must be less than 0.5V to prevent source current saturation or slewing that causes significantly long settling times. Fortunately, significantly reducing disturbance error is easy to accomplish by simply placing a large enough capacitor at the input of each channel. Specifically, with a 300pF capacitor, instantaneous charge distribution keeps disturbance error less than 0.47V because the internal input capacitance can only hold up to 155pC (or 5V × 31pF). The remaining error must be corrected by the voltage source at each input, with impedance low enough to settle within 1/2LSB. Figure 16 shows the equivalent circuit model for the MUX and ADC.

Analog Input

The SGM5200 offers 12-bit ADC with the 16-channel multiplexer for analog inputs. The multiplexer output is available on the MXO pin. The AINP pin is the ADC input pin. The device offers flexibility for a system designer as both signals are accessible externally.

Typically it is convenient to short MXO to the AINP pin so that signal input to each multiplexer channel can be processed independently. In this condition, the source impedance of each channel is limited to 50Ω or less. Higher source impedance may affect the signal settling time after a multiplexer channel change. This condition can affect linearity and total harmonic distortion. Refer to Figure 17.







NOTE: GPIO0, GPIO1, GPIO2 and GPIO3 are available only in TSSOP packaged device. TQFN device offers GPIO0 only. As a result, all references related to GPIO0 only are valid in case of TQFN packaged device.

Figure 17. Typical Application Diagram Showing MXO Shorted to AINP



APPLICATION INFORMATION (continued)

Another option is to add a common ADC driver buffer between the MXO and AINP pins, see Figure 18. This relaxes the restriction on source impedance to a large extent. Refer to Typical Characteristics section for the effect of source impedance on device performance. The typical characteristics show that the device has respectable performance with up to $1k\Omega$ source impedance. This topology (including a common ADC driver) is useful when all channel signals are within the acceptable range of the ADC. In this case the user can save on signal conditioning circuit for each channel.

When the converter samples an input, the voltage difference between AINP and AGND is captured on the internal capacitor array. The (peak) input current through the analog inputs depends upon a number of factors: sample rate, input voltage and source impedance. The current into the SGM5200 charges the internal capacitor array during the sample period. After this capacitance has

been fully charged, there is no further input current. When the converter goes into hold mode, the input impedance is greater than $1G\Omega$.

Care must be taken regarding the absolute analog input voltage. To maintain linearity of the converter, the CH0 - CH15 and AINP inputs should be within the limits specified. Outside of these ranges, converter linearity may not meet specifications.

Power Supply Recommendations

The SGM5200 is designed to operate from an analog supply voltage (V_A) range from 2.7V to 5.25V and a digital supply voltage (V_{BD}) range from 1.7V to 5.25V. Both supplies must be well regulated. The analog supply is always greater than or equal to the digital supply. A 1 μ F ceramic decoupling capacitor is required at each supply pin and must be placed as close as possible to the device.



Figure 18. Typical Application Diagram Showing Common Buffer/PGA for All Channels



Page

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (SEPTEMBER 2021) to REV.A

| | - |
|--|---|
| Changed from product preview to production dataAll | |



PACKAGE OUTLINE DIMENSIONS

TSSOP-38





RECOMMENDED LAND PATTERN (Unit: mm)





| Symbol | - | nsions meters | Dimensions In Inches | | | |
|--------|-----------|------------------|-------------------------|-------|--|--|
| | MIN | MAX | MIN | MAX | | |
| A | | 1.200 | | 0.047 | | |
| A1 | 0.050 | 0.150 | 0.002 | 0.006 | | |
| A2 | 0.800 | 1.000 | 0.031 | 0.039 | | |
| b | 0.170 | 0.270 | 0.007 | 0.011 | | |
| С | 0.090 | 0.200 | 0.004 | 0.008 | | |
| D | 9.600 | 9.800 | 0.378 | 0.386 | | |
| E | 4.300 | 4.500 | 0.169 | 0.177 | | |
| E1 | 6.250 | 6.550 | 0.246 | 0.258 | | |
| е | 0.500 |) BSC | 0.020 BSC | | | |
| Н | 0.250 TYP | | 0.010 |) TYP | | |
| L | 0.450 | 0.750 | 0.018 | 0.030 | | |
| θ | 1° | 7° | 1° | 7° | | |

NOTES:

1. Body dimensions do not include mode flash or protrusion.

2. This drawing is subject to change without notice.



PACKAGE OUTLINE DIMENSIONS

TQFN-5×5-32L



RECOMMENDED LAND PATTERN (Unit: mm)

| Symbol | | nsions meters | Dimensions In Inches | | | |
|--------|-------|------------------|-------------------------|-------|--|--|
| , | MIN | MAX | MIN | MAX | | |
| A | 0.700 | 0.800 | 0.028 | 0.031 | | |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 | | |
| A2 | 0.203 | B REF | 0.008 REF | | | |
| D | 4.924 | 5.076 | 0.194 | 0.200 | | |
| D1 | 3.300 | 3.500 | 0.130 | 0.138 | | |
| E | 4.924 | 5.076 | 0.194 | 0.200 | | |
| E1 | 3.300 | 3.500 | 0.130 | 0.138 | | |
| k | 0.200 |) MIN | 0.008 MIN | | | |
| b | 0.180 | 0.300 | 0.007 | 0.012 | | |
| е | 0.500 |) TYP | 0.020 TYP | | | |
| L | 0.324 | 0.476 | 0.013 | 0.019 | | |



TAPE AND REEL INFORMATION

REEL DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

| Package Type | Reel Diameter | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P0 (mm) | P1 (mm) | P2 (mm) | W (mm) | Pin1 Quadrant |
|--------------|------------------|--------------------------|------------|------------|------------|------------|------------|------------|-----------|------------------|
| TSSOP-38 | 13″ | 16.4 | 6.80 | 10.20 | 1.60 | 4.0 | 8.0 | 2.0 | 16.0 | Q1 |
| TQFN-5×5-32L | 13″ | 12.4 | 5.30 | 5.30 | 1.10 | 4.0 | 8.0 | 2.0 | 12.0 | Q2 |

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

| Reel Type | Length (mm) | Width (mm) | Height (mm) | Pizza/Carton | |
|-----------|----------------|---------------|----------------|--------------|--------|
| 13″ | 386 | 280 | 370 | 5 | DD0002 |

