SGM7300A/SGM7300B 3.3V, Differential 2-Channel, 2:1 Multiplexer/Demultiplexer Switches

GENERAL DESCRIPTION

The SGM7300A/SGM7300B are differential 2-channel switches which can be used for both multiplexer (MUX) and demultiplexer (DEMUX) configurations. The devices can be used for PCI Express Generation 3, USB 3.1 and other high-speed serial interface applications.

The products can switch dual differential signals to 1-of-2 locations. Using these design techniques, we minimizes the impedance of the switch so that the attenuation observed through the switch can be ignored and minimizes the inter-channel skew and inter-channel crosstalk required for high-speed serial interfaces. The SGM7300A and SGM7300B can achieve extremely low power consumption by extending existing high-speed ports. In order to achieve high ESD tolerance, The ESD protection circuits are integrated into integrated circuits.

We optimize the pins to match the product to different application layouts. The SGM7300A is suitable for edge connectors with different signal sources on the motherboard, with input and output pins on opposite sides of the package. The SGM7300B can be placed between two connectors to multi-channel differential signals from the controller, with output pins on both sides of the package.

The SGM7300A and SGM7300B both are available in a Green TLGA-2.5×4.5-20L package, RoHS compliant and halogen free. When no external DC is applied, there is no need for external DC blocking capacitors, thus saving PCB area and cost.

FEATURES

- 2 Bidirectional Differential Channel, 2:1 Multiplexer/Demultiplexer
- High-Speed Signal Switching for 10Gbps
 Applications
- High Bandwidth: 10GHz at -3dB
- Low Insertion Loss:
 - -0.4dB at 100MHz
 - -0.9dB at 4.0GHz
- Low Return Loss: -15dB at 4GHz
- Low Crosstalk: -35dB at 4GHz
- Low Off-State Isolation: -15dB at 4GHz
- Low Intra-Pair Skew: 10ps (TYP)
- Low Intra-Pair Skew: 50ps (MAX)
- V_{DD} Operating Range: 3.3V ± 10%
- Available in a Green TLGA-2.5×4.5-20L Package

APPLICATIONS

Routing of High-Speed Differential Signals with Low Signal Attenuation PCIe Gen3 DisplayPort 1.2 USB 3.1 SATA 6Gbit/s

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM7300A	TLGA-2.5×4.5-20L	-40°C to +85°C			
SGM7300B	TLGA-2.5×4.5-20L	-40°C to +85°C			

Green (RoHS & HSF): We define "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{DD}	-0.3V to 3.6V
Junction Temperature	+150°C
Storage Temperature Range	55°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
HBM	
CDM	

RECOMMENDED OPERATING CONDITIONS

Operating Temperature Range	40°C	to +85°C
Supply Voltage, V _{DD}	3.0	V to 3.6V
Input Voltage, V _{IN}		V _{DD}

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. It recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

We reserve the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATIONS





PIN DESCRIPTION

SGM7300ASGM7300BNormalNormal32 $A0_P$ I/O Channel 0, Port A, Positive/Negative Signal.43 $A0_N$ I/O Channel 0, Port A, Positive/Negative Signal.76 $A1_P$ I/O Channel 1, Port A, Positive/Negative Signal.87 $A1_N$ I/O Channel 0, Port B, Positive/Negative Signal.1918 $B0_P$ I/O Channel 0, Port B, Positive/Negative Signal.1817 $B0_N$ I/O Channel 1, Port B, Positive/Negative Signal.1613 $B1_N$ I/O Channel 1, Port B, Positive/Negative Signal.154 $C0_P$ I/O Channel 0, Port C, Positive/Negative Signal.145 $C0_N$ I/O Channel 1, Port C, Positive/Negative Signal.138 $C1_P$ I/O Channel 1, Port C, Positive/Negative Signal.912SELSingle-ended InputSEL = low: $A \leftrightarrow B$ SEL = low: $A \leftrightarrow B$ SEL = low: $A \leftrightarrow B$ SEL = low: $A \leftrightarrow C$ 219XSDSingle-ended InputSel = low: $A \leftrightarrow B$ SL = low: $A \leftrightarrow C$ 1, 6, 1011, 16, 20VDDPowerPositive Supply Voltage.5, 11, 201, 10, 15GNDPowerGround.	PIN		NAME	ТҮРЕ			
4 3 A_0 _N $1/O$ Channel 0, Port A, Positive/Negative Signal. 7 6 $A1_P$ $1/O$ A_0 _N A_0 _N 7 6 $A1_P$ $1/O$ A_0 _N A_0 _N 8 7 $A1_N$ $1/O$ A_0 _N A_0 _N 19 18 $B0_P$ $1/O$ A_0 _N A_0 _N 18 17 $B0_N$ $1/O$ A_0 _N A_0 _N 17 14 $B1_P$ $1/O$ A_0 _N A_0 _N 16 13 $B1_N$ $1/O$ A_0 A_0 15 4 C_0 _P $1/O$ A_0 A_0 14 5 C_0 _N $1/O$ A_0 A_0 13 8 $C1_P$ $1/O$ A_0 A_0 12 9 $C1_N$ $1/O$ A_0 A_0 9 12 SEL $Single-ended$ Input $SEL = low: A \leftrightarrow B$ $A \leftrightarrow C$ 2 19 XSD $Single-ended$ Input $Single-ended$ Input $Single-ended$ Input $Single-ended$ Input $1, 6, 10$ $11, 16, 20$ VDDPowerPositive Supply Voltage. $5, 11, 20$ $1, 10, 15$ GNO PowerGround.	SGM7300A	SGM7300B	NAME	TTPE	FUNCTION		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	3	2	A0_P	I/O	Channel O. Port A. Positive/Negative Signal		
8 7 $A1_N$ I/O Channel 1, Port A, Positive/Negative Signal.1918 $B0_P$ I/O $Channel 0, Port B, Positive/Negative Signal.1817B0_NI/OChannel 0, Port B, Positive/Negative Signal.1714B1_PI/OChannel 1, Port B, Positive/Negative Signal.1613B1_NI/OChannel 0, Port C, Positive/Negative Signal.154CO_PI/OChannel 0, Port C, Positive/Negative Signal.145CO_NI/OChannel 1, Port C, Positive/Negative Signal.138C1_PI/OChannel 1, Port C, Positive/Negative Signal.129C1_NI/OChannel 1, Port C, Positive/Negative Signal.912SELSingle-endedSEL = low: A \leftrightarrow B10, for the second of the second$	4	3	A0_N	I/O	Charmer 0, Fort A, Fositive/Negative Signal.		
87A1_NI/O1918 $B0_P$ I/O1817 $B0_N$ I/O1817 $B0_N$ I/O1714 $B1_P$ I/O1613 $B1_N$ I/O154 $C0_P$ I/O145 $C0_N$ I/O138 $C1_P$ I/O129 $C1_N$ I/O912SELSingle-ended Input219XSDCMOS Single-ended1, 6, 1011, 16, 20VDDPower5, 11, 201, 10, 15GNDPower61, 20YDDPower611, 10, 15GNDPower71, 201, 10, 15GND911, 10, 15Power911, 10, 15Power11, 201, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 15911, 10, 1511, 2011, 10, 1511, 2011, 10, 1511, 2011, 10, 151211, 10, 151315<	7	6	A1_P	I/O	Channel 1 Part A Pasitive Algestive Signal		
1817B0_NI/OChannel 0, Port B, Positive/Negative Signal.1714B1_PI/OChannel 1, Port B, Positive/Negative Signal.1613B1_NI/OChannel 1, Port B, Positive/Negative Signal.154C0_PI/OChannel 0, Port C, Positive/Negative Signal.145C0_NI/OChannel 1, Port C, Positive/Negative Signal.138C1_PI/OChannel 1, Port C, Positive/Negative Signal.129C1_NI/OChannel 1, Port C, Positive/Negative Signal.912SELCMOS Single-ended InputOperation Mode Select Pin. SEL = low: A \leftrightarrow B SEL = ligh: A \leftrightarrow C Shutdown Pin should be Driven low or Connected to V _{SS} for Normal Operation.219XSDSingle-ended InputShutdown Pin should be Driven low or Connected to V _{SS} for Normal Operation.1, 6, 1011, 16, 20VDDPowerPositive Supply Voltage.5, 11, 201, 10, 15GNDPowerGround.	8	7	A1_N	I/O	Chariner 1, Port A, Positive/Negative Signal.		
1817B0_NI/O1714B1_PI/O1613B1_NI/O1613B1_NI/O154C0_PI/O145C0_NI/O138C1_PI/O129C1_NI/O912SELSingle-ended InputOperation Mode Select Pin. SEL = low: A \leftrightarrow B SEL = low: A \leftrightarrow B SEL = low: A \leftrightarrow C219XSDSingle-ended InputShutdown Pin should be Driven low or Connected to V _{SS} for Normal Operation. Single-ended Input1, 6, 1011, 16, 20VDDPowerPositive Supply Voltage.5, 11, 201, 10, 15GNDPowerGround.	19	18	B0_P	I/O	Observed & Dect D. Decitive (Manustrae Observed)		
Image: constraint of the constr	18	17	B0_N	I/O	Channel U, Port B, Positive/Negative Signal.		
1613B1_NI/O154 $C0_P$ I/O145 $C0_N$ I/O145 $C0_N$ I/O138 $C1_P$ I/O129 $C1_N$ I/O912SELSingle-ended InputOperation Mode Select Pin. SEL = low: A \leftrightarrow B SEL = high: A \leftrightarrow C219XSDCMOS Single-ended InputShutdown Pin should be Driven low or Connected to V _{SS} for Normal Operation. When high, all paths are switched off (non-conducting high-impedance state), and supply current consumption is minimized.1, 6, 1011, 16, 20VDDPowerPositive Supply Voltage.5, 11, 201, 10, 15GNDPowerGround.	17	14	B1_P	I/O	Channel 4, Dart D. Daritius (Manatius Cirnal		
145C0_NI/OChannel 0, Port C, Positive/Negative Signal.145C0_NI/O138C1_PI/O129C1_NI/O912SELCMOS Single-ended InputOperation Mode Select Pin. SEL = low: A \leftrightarrow B Shutdown Pin should be Driven low or Connected to V _{ss} for Normal Operation. When high, all paths are switched off (non-conducting high-impedance state), and supply current consumption is minimized.1, 6, 1011, 16, 20VDDPowerPositive Supply Voltage.5, 11, 201, 10, 15GNDPowerGround.	16	13	B1_N	I/O	Channel 1, Port B, Positive/Negative Signal.		
145C0_NI/O138C1_PI/O129C1_NI/O129C1_NI/O912SELCMOS Single-ended InputOperation Mode Select Pin. SEL = low: $A \leftrightarrow B$ SEL = high: $A \leftrightarrow C$ 219XSDCMOS Single-ended InputShutdown Pin should be Driven low or Connected to V _{SS} for Normal Operation. When high, all paths are switched off (non-conducting high-impedance state), and supply current consumption is minimized.1, 6, 1011, 16, 20VDDPowerPositive Supply Voltage.5, 11, 201, 10, 15GNDPowerGround.	15	4	C0_P	I/O	Channel O. Dart C. Desitive/Negative Signal		
129C1_NI/OChannel 1, Port C, Positive/Negative Signal.912SELSingle-ended InputOperation Mode Select Pin. SEL = low: $A \leftrightarrow B$ SEL = high: $A \leftrightarrow C$ 219XSDCMOS Single-ended InputShutdown Pin should be Driven low or Connected to Vss for Normal Operation. When high, all paths are switched off (non-conducting high-impedance state), and supply current consumption is minimized.1, 6, 1011, 16, 20VDDPowerPositive Supply Voltage.5, 11, 201, 10, 15GNDPowerGround.	14	5	C0_N	I/O	Channel 0, Port C, Positive/Negative Signal.		
129C1_NI/O912SELCMOS Single-ended InputOperation Mode Select Pin. SEL = low: $A \leftrightarrow B$ SEL = high: $A \leftrightarrow C$ 219XSDCMOS Single-ended InputShutdown Pin should be Driven low or Connected to V _{ss} for Normal Operation. When high, all paths are switched off (non-conducting high-impedance state), and supply current consumption is minimized.1, 6, 1011, 16, 20VDDPowerPositive Supply Voltage.5, 11, 201, 10, 15GNDPowerGround.	13	8	C1_P	I/O	Observed 4. Dect O. Decitive (Manusline Observed		
912SELSingle-ended InputSEL = low: A \leftrightarrow B SEL = high: A \leftrightarrow C219XSDCMOS Single-ended InputShutdown Pin should be Driven low or Connected to V _{ss} for Normal Operation. When high, all paths are switched off (non-conducting high-impedance state), and supply current consumption is minimized.1, 6, 1011, 16, 20VDDPowerPositive Supply Voltage.5, 11, 201, 10, 15GNDPowerGround.	12	9	C1_N	I/O	Channel 1, Port C, Positive/Negative Signal.		
2 19 XSD Single-ended Input When high, all paths are switched off (non-conducting high-impedance state), and supply current consumption is minimized. 1, 6, 10 11, 16, 20 VDD Power Positive Supply Voltage. 5, 11, 20 1, 10, 15 GND Power Ground.	9	12	SEL	Single-ended	SEL = low: $A \leftrightarrow B$		
5, 11, 20 1, 10, 15 GND Power Ground.	2	19	XSD	Single-ended	Shutdown Pin should be Driven low or Connected to V_{SS} for Normal Operation d When high, all paths are switched off (non-conducting high-impedance state),		
	1, 6, 10	11, 16, 20	VDD	Power	Positive Supply Voltage.		
Exposed Pad GND Power Ground Exposed pad must be connected to ground	5, 11, 20	1, 10, 15	GND	Power	Ground.		
	Expos	Exposed Pad GND Power		Power	Ground. Exposed pad must be connected to ground.		

SGM7300A SGM7300B

BLOCK DIAGRAM





FUNCTIONAL DESCRIPTION

To minimize power consumption for inactive applications, the SGM7300A and SGM7300B provide shutdown functionality while still providing power. The XSD pin (active high) reduces current consumption to near zero and places all channels in a high impedance state (non-conductive). When XSD pin is low, the device operates normally. Refer to Figure 1.

Table 1. Function Selection

XSD	SEL	FUNCTION
HIGH	X	An, Bn and Cn Pins are High-Z
HIGH	LOW	An to Bn and Vice Versa
LOW	HIGH	An to Cn and Vice Versa

X = Don't care

ELECTRICAL CHARACTERISTICS

(V_{DD} = $3.3V \pm 10\%$, T_A = -40° C to $+85^{\circ}$ C, typical values are at V_{DD} = 3.3V, T_A = $+25^{\circ}$ C, and maximum loading, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNITS	
Static Characteristics							
Supply Current		Operating mode, V_{DD} = max, XSD = low		150	200	μA	
	I _{DD}	Shutdown mode, V_{DD} = max, XSD = high		150	200		
High-Level Input Current	l _{IH}	V_{DD} = max, V_{I} = V_{DD}			±5 ⁽¹⁾	μA	
Low-Level Input Current	IIL	V_{DD} = max, V_1 = GND			±5 ⁽¹⁾	μA	
High-Level Input Voltage	V _{IH}	SEL, XSD pins	$0.65V_{DD}$			V	
Low-Level Input Voltage	VIL	SEL, XSD pins			$0.35V_{DD}$	V	
	V _{IN}	Differential pins			2.4	V	
Input Voltage		SEL, XSD pins			V _{DD}	V	
Common-Mode Input Voltage	V _{IC}		0		2	V	
Differential Input Voltage	V _{ID}	Peak to peak			1.6	V	

NOTES:

1. Input leakage current is $\pm 50 \mu A$ if differential pairs are pulled to High and Low.

ELECTRICAL CHARACTERISTICS (Continued)

 $(V_{DD} = 3.3V \pm 10\%, T_{OP} = -25^{\circ}C$ to +85°C, typical values are at $V_{DD} = 3.3V, T_{OP} = +25^{\circ}C$, and maximum loading, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITION	MIN	TYP ⁽¹⁾	MAX	UNITS	
Dynamic Characteristics							
			f ₀ = 4GHz		-15		
Differential Insertion Loss	DDIL	Channel is off	f ₀ = 100MHz		-40		
Differential Insertion Loss	DDIL	Channel is on	f ₀ = 4GHz		-0.9		- dB
			f ₀ = 100MHz		-0.4		
Differential Near-End Crosstalk	DDNEXT	Adiacent chennels are en	$f_0 = 4GHz$		-35		dD
Differential Near-End Crosstalk	DDNEAT	Adjacent channels are on	f ₀ = 100MHz		-65		dB
-3dB Bandwidth	B-3dB				10		GHz
		$f_0 = 4GHz$			-15		dB
Differential Return Loss	DDRL	f ₀ = 100MHz			-25		
On-State Resistance	R _{on}	V _{DD} = 3.3V, V _{IN} = 2V, I _{IN} = 19mA			5		Ω
On-State Input/Output Capacitance	C _{IO_ON}				1.5		pF
Propagation Delay	t _{PD}	From port A to port B, or port A to port C, or vice versa			100		ps
Switching Characteristics							
Start-Up Time	t _{startup}	Supply voltage valid or XS channel specified operating				20	μs
Off-State to High Propagation Delay	t _{PZH}					500	ns
Off-State to Low Propagation Delay	t _{PZL}					100	ns
High to Off-State Propagation Delay	t _{PHZ}					100	ns
Low to Off-State Propagation Delay	t _{PLZ}					100	ns
Differential Skew Time	t _{sk(DIF)}	Intra-pair			10		ps
Skew Time	t _{sк}	Inter-pair				50	ps

TYPICAL APPLICATION CIRCUITS



Figure 2. SGM7300A/SGM7300B Typical Application Circuits

VOLTAGE WAVEFORMS



Output 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Output 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

The outputs are measured one at a time with one transition per measurement.

Figure 3. SGM7300A/SGM7300B Voltage Waveforms for Enable and Disable Times

TEST INFORMATION



 C_L = load capacitance; includes jig and probe capacitance.

 R_T = termination resistance; should be equal to Z_0 of the pulse generator.

All input pulses are supplied by generators having the following characteristics: PRR \leq 5MHz; Z₀ = 50 Ω ; t_R \leq 2.5ns; t_F \leq 2.5ns.

Figure 4. SGM7300A/SGM7300B Test Circuitry for Switching Times

1. For good isolation, the GND terminals must be connected to the PCB ground plane of substrate, and the through-holes connecting the backside ground plane should be placed near by the pin connection.



Figure 5. SGM7300A/SGM7300B Test Circuit

Table 2. Test Data

TEST	LO	AD	SWITCH	
TEST	CL	RL	300100	
t _{PLZ} , t _{PZL} (output on B side)	50pF	200Ω	2 × V _{IC}	
t_{PHZ} , t_{PZH} (output on B side)	50pF	200Ω	GND	
t _{PD}		200Ω	Open	

PACKAGE OUTLINE DIMENSIONS

TLGA-2.5×4.5-20L