

# **High Isolation SP4T SWITCH**

#### **■** GENERAL DESCRIPTION

The NJG1699MD7 is a GaAs high isolation SP4T switch MMIC. It features low insertion loss and very high isolation. It has integrated DC blocking capacitor at PC port.

The ESD protection circuits are integrated in the IC to achieve high ESD tolerance.

The ultra-small and ultra-thin EQFN14-D7 package is adopted.

# ■ PACKAGE OUTLINE

**NJG1699MD7** 

### **■ APPLICATIONS**

Suitable for multi-mode 2G/3G and LTE application receive system Rx signal switching

## **■** FEATURES

Low operation voltage
 Low control voltage
 V<sub>DD</sub>=+2.7V typ.
 V<sub>CTL(H)</sub>=+1.8V typ.

● High isolation 50dB typ. @f=1.0GHz, P<sub>IN</sub>=0dBm

48dB typ. @f=2.0GHz,  $P_{IN}=0dBm$ 43dB typ. @f=2.7GHz,  $P_{IN}=0dBm$ 

● Low insertion loss 0.55dB typ. @f=1.0GHz, P<sub>IN</sub>=0dBm


0.55dB typ. @f=2.0GHz,  $P_{IN}=0dBm$  0.65dB typ. @f=2.7GHz,  $P_{IN}=0dBm$ 

● Small package EQFN14-D7 (Package size: 1.6x1.6x0.397mm typ.)

RoHS compliant and Halogen Free

MSL 1

#### **■ PIN CONFIGURATION**



#### Pin connection

1. GND 8. GND
2. PC 9. VCTL2
3. VDD 10. VCTL1
4. GND 11. GND
5. P4 12. P2
6. GND 13. GND
7. P3 14. P1
Exposed PAD: GND

#### TRUTH TABLE

"H"=V<sub>CTL(H)</sub>, "L"=V<sub>CTL(L)</sub>

ON PATH	VCTL1	VCTL2
PC-P1	Н	L
PC-P2	L	L
PC-P3	L	Η
PC-P4	Н	Н

NOTE: Please note that any information on this catalog will be subject to change.

# **NJG1699MD7**

### ■ ABSOLUTE MAXIMUM RATINGS

 $(T_a=+25^{\circ}C, Z_s=Z_l=50\Omega)$ 


			( a	1 /
PARAMETER	SYMBOL	CONDITIONS	RATINGS	UNITS
RF Input Power	P <sub>IN</sub>	V <sub>DD</sub> =2.7V	28	dBm
Supply Voltage	$V_{DD}$	VDD terminal	5.0	V
Control Voltage	V <sub>CTL</sub>	VCTL1, VCTL2 terminal	5.0	V
Power Dissipation	$P_{D}$	Four-layer FR4 PCB with through-hole (76.2x114.3mm), T <sub>i</sub> =150°C	1300	mW
Operating Temp.	$T_{opr}$		-40~+90	°C
Storage Temp.	$T_{stg}$		-55~+150	°C


#### **ELECTRICAL CHARACTERISTICS**


(General conditions:  $T_a$ =+25°C,  $Z_s$ = $Z_l$ =50 $\Omega$ ,  $V_{DD}$ =2.7V,  $V_{CTL(L)}$ =0V,  $V_{CTL(H)}$ =1.8V, with application circuit) SYMBOL TYP MAX **UNITS PARAMETERS CONDITIONS** MIN ٧ Supply Voltage  $V_{DD}$ **VDD** terminal 1.5 2.7 4.5 **Operating Current** 20 40  $I_{DD}$ μΑ 0 V Control Voltage (LOW)  $V_{CTL(L)}$ VCTL1, VCTL2 terminal 0 0.45 ٧ VCTL1, VCTL2 terminal Control Voltage (HIGH)  $V_{CTL(H)}$ 1.35 1.8 4.5 **Control Current**  $V_{CTL(H)} = 1.8V$ 5 10  $I_{CTL}$ μΑ f=1.0GHz, P<sub>IN</sub>=0dBm Insertion Loss 1 LOSS1 0.55 0.75 dB Insertion Loss 2 LOSS2 f=2.0GHz, P<sub>IN</sub>=0dBm 0.55 0.75 dB LOSS3 0.60 0.80 Insertion Loss 3 f=2.7GHz, P<sub>IN</sub>=0dBm dB PC-P1, P2, P3, P4 Isolation 1 ISL1 45 50 dB f=1.0GHz,  $P_{IN}=0dBm$ PC-P1, P2, P3, P4 ISL2 45 48 Isolation 2 dΒ f=2.0GHz, P<sub>IN</sub>=0dBm PC-P1, P2, P3, P4 Isolation 3 ISL3 40 43 dΒ f=2.7GHz, P<sub>IN</sub>=0dBm Input power at 0.2dB 18 22  $P_{-0.2dB}$ f=2.0GHz dBm Compression Point **VSWR VSWR** f=2.0GHz, On port 1.3 1.5 Switching time  $T_{SW}$ 50% V<sub>CTL</sub> to 10/90% RF 2 5 μS


# **■ TERMINAL INFORMATION**


No.	SYMBOL	DESCRIPTION
1	GND	Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance.
2	PC	RF input/output port. No DC blocking capacitor is required for this port because of internal capacitor.
3	VDD	Positive voltage supply terminal. The positive voltage (+1.5~+4.5V) has to be supplied. Please connect a bypass capacitor with GND terminal for excellent RF performance.
4	GND	Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance.
5	P4	RF input / output port. External capacitor is required to block the DC bias voltage of internal circuit.
6	GND	Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance.
7	P3	RF input / output port. External capacitor is required to block the DC bias voltage of internal circuit.
8	GND	Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance.
9	VCTL2	Control signal input terminal. This terminal is set to High-Level (+1.35~+4.5V) or Low-Level (0~+0.45V).
10	VCTL1	Control signal input terminal. This terminal is set to High-Level (+1.35~+4.5V) or Low-Level (0~+0.45V).
11	GND	Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance.
12	P2	RF input / output port. External capacitor is required to block the DC bias voltage of internal circuit.
13	GND	Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance.
14	P1	RF input / output port. External capacitor is required to block the DC bias voltage of internal circuit.
Exposed Pad	GND	Ground terminal.











































































































# **NJG1699MD7**





# **■APPLICATION CIRCUIT**




No external DC blocking capacitor at PC terminal is required because of the internal capacitor in IC.

# **■ PARTS LIST**

Part ID	Value	Notes
C1~C4	56pF	MURATA (GRM15)
C5	1000pF	MURATA (GRM15)

# ■APPLIED CIRCUIT BOARD EXAMPLES

(TOP VIEW)



PCB: FR-4, t=0.2mm Capacitor Size: 1005 (1.0 x 0.5 mm)


Strip Line Width: 0.4mm


PCB Size: 25.8 x 25.8mm Through Hole Diameter: 0.2mm

### Losses of PCB, capacitors and connectors

Paths	Frequency (GHz)	Loss (dB)
PC-P1 PC-P2 PC-P3 PC-P4	1.0	0.31
	2.0	0.44
	2.7	0.55

### <PCB LAYOUT GUIDELINE>





#### **PRECAUTIONS**


- [1] The DC current at RF ports must be equal to zero, which can be achieved with DC blocking capacitors (C1~C4).
- (However, in case there is no possibility that DC current flows, the DC blocking capacitors are unnecessary, i.e. the RF signals are fed by SAW filters that block DC current by nature, etc.)
- [2] To reduce stripline influence on RF characteristics, please locate the bypass capacitor (C5) close to VDD terminal
- [3] For good isolation, the GND terminals must be connected to the PCB ground plane of substrate, and the through-holes connecting the backside ground plane should be placed near by the pin connection.

# ■ RECOMMENDED FOOTPRINT PATTERN (EQFN14-D7 PACKAGE Reference)


:Land PKG: 1.6mm x 1.6mm

:Mask (Open area) \*Metal mask thickness : 100um Pin pitch: 0.4mm

:Resist(Open area)



## ■ PACKAGE OUTLINE (EQFN14-D7)



#### Cautions on using this product

This product contains Gallium-Arsenide (GaAs) which is a harmful material.

- Do NOT eat or put into mouth.
- Do NOT dispose in fire or break up this product.
- Do NOT chemically make gas or powder with this product.
- To waste this product, please obey the relating law of your country.

This product may be damaged with electric static discharge (ESD) or spike voltage. Please handle with care to avoid these damages.

#### [CAUTION]

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.