

## **GENERAL DESCRIPTION**

The SGM8139 is a low voltage low power analog front end designed for PIR and vibration sensors. This part integrates two high input impedance operational amplifiers, window comparator, state control logic, a delay timer, a latch timer, a voltage reference and high current output stages. It can be used in various sensors, delay controllers as well as wake-up circuit in low power consumption systems.

Many industrial and building automation systems use motion detectors to control different functions based on human presence. Using SGM8139 with proper PIR sensor, it is easy to build a compact passive infrared detection system. The output stage of SGM8139 can easily drive different types of lights, buzzers, automatic doors, fans and white goods with programmable timers.

It is especially suitable for office buildings, hotels, shopping malls or automatic lighting and alarm systems, as well as intrusion detection. SGM8139 can be used for motion detection and room monitors in a smart home system as an ultra-low power wake-up block. SGM8139 can be used to condition the vibration sensor, providing a trigger signal to system.

SGM8139 is specifically designed to operate over a wide range of supply voltage from 1.4V to 5.5V. SGM8139 draws only  $6\mu$ A supply current. It is ideal for applications powered by single cell or dual cell alkaline battery.

# SGM8139 Low Power, Low Voltage PIR and Vibration Sensor AFE

With two operational amplifiers, window comparators, and delay/lockout timers adjustable through external RCs, SGM8139 can both process the PIR output signal effectively and provide good anti-interference performance.

The SGM8139 is specified for the -40°C to +85°C industrial temperature range. The SGM8139 is available in Green SOIC-16 and TQFN-2.5×2.5-16L packages. The TQFN package makes it ideal for portable electronic products with area constrained PC boards.

### **FEATURES**

- Operating Voltage Range: 1.4V to 5.5V
- Average Quiescent Current: 6.5µA (TYP)
- Two Integrated High Input Impedance Operational Amplifiers
- Integrated Bi-directional Amplitude Discriminator
- Adjustable Delay/Lockout Timers With External R and C
- Integrated Voltage Reference
- Available in Green SOIC-16 and TQFN-2.5×2.5-16L Packages

# **PACKAGE/ORDERING INFORMATION**

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM8139 -	SOIC-16	-40°C to +85°C	SGM8139YS16G/TR	SGM8139YS16 XXXXX	Tape and Reel, 2500
	TQFN-2.5×2.5-16L	-40°C to +85°C	SGM8139YTQB16G/TR	8139 XXXXX	Tape and Reel, 3000

NOTE: XXXXX = Date Code and Vendor Code.

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage Range (V <sub>SS</sub> = 0V)1.4V to 6V	/
Signal Input Terminals, Voltage ( $V_{DD}$ = 6V, $V_{SS}$ = 0V)	
-0.3V to 5.5V	/
Signal Input Terminals, Current ( $V_{DD}$ = 5V, $V_{SS}$ = 0V)	
±10mA	١.
Junction Temperature+150°C	;
Storage Temperature Range65°C to +150°C	;
Lead Temperature (Soldering, 10s)+260°C	;
ESD Susceptibility	
HBM4000V	/
MM400V	/
CDM	/

#### **RECOMMENDED OPERATING CONDITIONS**

Operating Temperature Range .....-40°C to +85°C

#### **OVERSTRESS CAUTION**

Stresses beyond those listed may cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the operational section of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ESD SENSITIVITY CAUTION**

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time.



# **PIN CONFIGURATION**



#### **PIN DESCRIPTION**

PIN			FUNCTION
SOIC-16	TQFN-2.5×2.5-16L	NAME	FUNCTION
1	15	А	Repeatable Trigger Mode and Non-Repeatable Trigger Mode. When A = "1", repeatable trigger mode is active; when A = "0", non-repeatable trigger mode is active.
2	16	Vo	Output Terminal. Triggered by $V_S$ rising edge, and kept low in $t_X$ and $t_i$ period.
3	1	$RR_1$	Set up the output delay time tx. $t_x \approx 28672R_1C_1$ . The recommended resistor value is more than $3k\Omega$ for RR <sub>1</sub> .
4	2	RC <sub>1</sub>	Set up the output delay time tx. $t_x \approx 28672R_1C_1$ .
5	3	RC <sub>2</sub>	Set up the trigger latch time ti. $t_i \approx 28R_2C_2$ .
6	4	$RR_2$	Set up the trigger latch time ti. $t_i \approx 28R_2C_2$ . The recommended resistor value is more than $3k\Omega$ for RR <sub>2</sub> .
7	5	V <sub>SS</sub>	Negative Power Supply. It is normally connected to ground.
8	6	RESET	Chip Reset Input. It is normally connected to V <sub>DD</sub> . Active low.
9	7	V <sub>C</sub>	Trigger Inactive Terminal. When $V_C < V_R$ , Trigger inactive; when $V_C > V_R$ , Trigger active. $V_R \approx 0.2V_{DD}$ .
10	8	NC	No Connection.
11	9	$V_{\text{DD}}$	Positive Power Supply.
12	10	20UT	The Output of OP2.
13	11	2IN-	The Inverting Input of OP2.
14	12	1IN+	The Non-inverting Input of OP1.
15	13	1IN-	The Inverting Input of OP1.
16	14	10UT	The Output of OP1.
_	Exposed Pad	_	It should be connected to V <sub>SS</sub> or left floating.

# **ELECTRICAL CHARACTERISTICS**

(V\_{SS} = 0V, V\_{DD} = 5V, T\_A = +25^{\circ}C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Range	V <sub>DD</sub>		1.4		5.5	V
Output Current	I <sub>OUT</sub>	V <sub>DD</sub> = 5V		50		mA
V <sub>c</sub> (High Level)	V <sub>RH</sub>	V <sub>DD</sub> = 3.3V	0.76			V
V <sub>c</sub> (Low Level)	V <sub>RL</sub>	V <sub>DD</sub> = 3.3V			0.56	V
A (High Level)	V <sub>AH</sub>	V <sub>DD</sub> = 3.3V	2.57			V
A (Low Level)	V <sub>AL</sub>	V <sub>DD</sub> = 3.3V			0.99	V
V <sub>o</sub> (High Level)	V <sub>OH</sub>	$V_{DD}$ = 5V, I <sub>O</sub> = 50mA		0.9	1.2	V
V <sub>o</sub> (Low Level)	V <sub>OL</sub>	$V_{DD}$ = 5V, I <sub>0</sub> = 50mA		0.38	0.46	V
Window Comparator Threshold $V_H$	V <sub>H</sub>			$0.7V_{DD}$		
Window Comparator Threshold $V_L$	VL			$0.25V_{DD}$		
OPA Bias Reference V <sub>M</sub>	V <sub>M</sub>			0.5V <sub>DD</sub>		
$V_{C}$ Input Reference $V_{R}$	V <sub>R</sub>			$0.2V_{\text{DD}}$		

#### **Operational Amplifiers**

 $(V_{DD} = 1.4V, V_{SS} = 0V, T_A = +25^{\circ}C, V_{CM} = V_{DD}/2, V_{OUT} \approx V_{DD}/2, R_L = 1M\Omega \text{ connected to } V_{DD}/2, \text{ unless otherwise noted.})$ 

PARAMETER		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DC PERFORM	MANCE					•	•	
Input Offset Voltage		N	$V_{CM} = V_{DD}/2$		0.3	1.7	m) (	
		Vos	-40°C ≤ T <sub>A</sub> ≤ +85°C			2.2	mV	
Input Commor	n Mode Voltage Range	V <sub>CMR</sub>		V <sub>SS</sub> - 0.1		V <sub>DD</sub> + 0.1	V	
Large-Signal \	Voltago Cain	^	$V_{CM} = V_{DD}/2$ , $R_L = 10k\Omega$	72	77			
Large-Signal	voltage Galli	A <sub>vo</sub>	-40°C ≤ T <sub>A</sub> ≤ +85°C	63			dB	
		N	$V_{CM}$ = $V_{DD}/2$ , $R_L$ = 10k $\Omega$ to $V_{DD}/2$		5	12		
Output Valtag	o Swing From Doil	V <sub>OH</sub>	-40°C ≤ T <sub>A</sub> ≤ +85°C			14	mV	
Output voltage	e Swing From Rail	V	$V_{CM}$ = $V_{DD}/2$ , $R_L$ = 10k $\Omega$ to $V_{DD}/2$		5	12	mV	
		V <sub>OL</sub>	-40°C ≤ T <sub>A</sub> ≤ +85°C			14	mv	
Dowor Cupply	Dejection Datio	PSRR	V <sub>DD</sub> = 1.4V to 5.5V	75	84		dB	
Power Suppry	Rejection Ratio		-40°C ≤ T <sub>A</sub> ≤ +85°C	69			UB	
Operating Vol	tage Range			1.4		5.5	V	
Quiescent Cu	rrant	1	$V_{CM} = V_{DD}/2, I_0 = 0$		4.8	8.8		
	nent	Ι <sub>Q</sub>	-40°C ≤ T <sub>A</sub> ≤ +85°C			11.0	μA	
AC PERFORM	MANCE							
Claw Data	UP	- SR	f = 100 H = 1/c Stop A = 1		5		V/ms	
Slew Rate	DOWN	- SK	$f = 100Hz, V_{OUT} = 1V_{PP} Step, A_V = 1$		2.8		v/ms	
Gain-Bandwid	Ith Product	GBP	$R_F$ = 100k $\Omega$ , $R_G$ = 10k $\Omega$ , $R_L$ = 1M $\Omega$ , $A_V$ = 10		8		kHz	
Phase Margin			$R_F = 100k\Omega$ , $R_G = 10k\Omega$ , $R_L = 1M\Omega$ , $A_V = 10$		70		٥	
Input Voltage	Noise		f = 0.1Hz to 10Hz		4.8		$\mu V_{PP}$	
Input Voltage	Noise Density	en	$f = 1 kHz$ , $V_{CM} = V_{DD}/2$		240		nV/ √HZ	



# **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = 3.3V, V_{SS} = 0V, T_A = +25^{\circ}C, V_{CM} = V_{DD}/2, V_{OUT} \approx V_{DD}/2, R_L = 1M\Omega$  connected to  $V_{DD}/2$ , unless otherwise noted.)

PARAMETER		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DC PERFORM	IANCE							
	litere		$V_{CM} = V_{DD}/2$		0.3	1.6		
Input Offset Voltage		V <sub>os</sub>	-40°C ≤ T <sub>A</sub> ≤ +85°C			1.7	mV	
Input Common	Mode Voltage Range	V <sub>CMR</sub>		V <sub>SS</sub> - 0.1		V <sub>DD</sub> + 0.1	V	
Common Mod	e Rejection Ratio	CMRR	$V_{CM}$ = -0.1V to $V_{DD}$ - 1.5V	62	76		dB	
Common Mode		CIVIRR	-40°C ≤ T <sub>A</sub> ≤ +85°C	61			uВ	
Lorgo Signal V	altaga Cain		$V_{CM} = V_{DD}/2$ , $R_L = 10k\Omega$	84	89		٩D	
Large-Signal V	ollage Galli	A <sub>VO</sub>	-40°C ≤ T <sub>A</sub> ≤ +85°C	77			dB	
		N	$V_{CM}$ = $V_{DD}/2$ , $R_L$ = 10k $\Omega$ to $V_{DD}/2$		4	12		
		V <sub>OH</sub>	-40°C ≤ T <sub>A</sub> ≤ +85°C			14	mV	
Output voltage	e Swing From Rail		$V_{CM}$ = $V_{DD}/2$ , $R_L$ = 10k $\Omega$ to $V_{DD}/2$		4	12	mV	
		V <sub>OL</sub>	-40°C ≤ T <sub>A</sub> ≤ +85°C			14	IIIV	
Output Short C	Virquit Current	ISOURCE	$V_{CM}$ = $V_{DD}/2$ , $R_L$ = 10 $\Omega$ to $V_{DD}/2$	9	11		mA	
		I <sub>SINK</sub>	$V_{CM}$ = $V_{DD}/2$ , $R_L$ = 10 $\Omega$ to $V_{DD}/2$	9	11		mA	
Device Currely	Dejection Datia	DODD	V <sub>DD</sub> = 1.4V to 5.5V	75	84		dB	
Power Supply	Rejection Ratio	PSRR	-40°C ≤ T <sub>A</sub> ≤ +85°C	69				
Operating Volt	age Range			1.4		5.5	V	
Quiescent Cur	rant		$V_{CM} = V_{DD}/2, I_{O} = 0$		5.8	10.5		
	rent	Ι <sub>Q</sub>	-40°C ≤ T <sub>A</sub> ≤ +85°C			12.5	μA	
AC PERFORM	IANCE (V <sub>DD</sub> = 3V)							
Claur Data	UP	00			5			
Slew Rate	DOWN	- SR	$f = 100Hz, V_{OUT} = 1V_{PP}$ Step, $A_V = 1$		3		V/ms	
Gain-Bandwidt	th Product	GBP	$R_F$ = 100k $\Omega$ , $R_G$ = 10k $\Omega$ , $R_L$ = 1M $\Omega$ , $A_V$ = 10		11		kHz	
Phase Margin			$R_F$ = 100k $\Omega$ , $R_G$ = 10k $\Omega$ , $R_L$ = 1M $\Omega$ , $A_V$ = 10		70		0	
Input Voltage N	Noise		f = 0.1Hz to 10Hz		4.8		$\mu V_{PP}$	
Input Voltage N	Noise Density	en	$f = 1 kHz$ , $V_{CM} = V_{DD}/2$		260		nV/ √Hz	

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = 5V, V_{SS} = 0V, T_A = +25^{\circ}C, V_{CM} = V_{DD}/2, V_{OUT} \approx V_{DD}/2, R_L = 1M\Omega$  connected to  $V_{DD}/2$ , unless otherwise noted.)

PAR	AMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DC PERFORMA	NCE							
		N	$V_{CM} = V_{DD}/2$		0.3	1.6		
Input Offset Voltage		V <sub>os</sub>	-40°C ≤ T <sub>A</sub> ≤ +85°C			1.7	mV	
Input Common M	ode Voltage Range	V <sub>CMR</sub>		V <sub>SS</sub> - 0.1		V <sub>DD</sub> + 0.1	V	
Common Mode F	Poinction Patio	CMRR	$V_{\text{CM}}$ = -0.1V to $V_{\text{DD}}$ - 1.5V	65	78		dB	
		CIVILA	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	63			uD	
Large-Signal Volt	ago Cain	A <sub>VO</sub>	$V_{CM}$ = $V_{DD}/2$ , $R_L$ = 10k $\Omega$	87	92		dB	
Large-Signal voit	age Gain	A <sub>VO</sub>	-40°C ≤ T <sub>A</sub> ≤ +85°C	80			uБ	
		V <sub>OH</sub>	$V_{CM}$ = $V_{DD}/2$ , $R_L$ = 10k $\Omega$ to $V_{DD}/2$		4	12	m\/	
Output Voltage S	wing From Poil	∨он	-40°C ≤ T <sub>A</sub> ≤ +85°C			14	mV	
Output voltage S	wing From Rail	V <sub>OL</sub>	$V_{CM}$ = $V_{DD}/2$ , $R_L$ = 10k $\Omega$ to $V_{DD}/2$		4	12	mV	
		VOL	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			14	IIIV	
			$V_{CM}$ = $V_{DD}/2$ , $R_L$ = 10 $\Omega$ to $V_{DD}/2$	19	24		mA	
Output Short Circ	uit Curropt	ISOURCE	-40°C ≤ T <sub>A</sub> ≤ +85°C	15				
Output Short Circ		I <sub>sink</sub>	$V_{CM}$ = $V_{DD}/2$ , $R_L$ = 10 $\Omega$ to $V_{DD}/2$	19	24		~^^	
			-40°C ≤ T <sub>A</sub> ≤ +85°C	14			- mA	
Power Supply Re	ination Datio	PSRR	V <sub>DD</sub> = 1.4V to 5.5V	75	84		40	
Fower Supply Re		FORR	-40°C ≤ T <sub>A</sub> ≤ +85°C	69			dB	
Operating Voltage	e Range			1.4		5.5	V	
Quiescent Currer			$V_{CM} = V_{DD}/2, I_{O} = 0$		6.5	12.5		
Quiescent Currer	IL	lα	-40°C ≤ T <sub>A</sub> ≤ +85°C			14.5	μA	
AC PERFORMA	NCE							
Slew Rate	UP	SR	f = 100Hz, V <sub>OUT</sub> = 1V <sub>PP</sub> Step, A <sub>V</sub> = 1		5.8		V/ms	
	DOWN		1 - 10012, VOUT - 1VPP Οτερ, Λγ - 1		3		VIIIS	
Gain-Bandwidth I	Product	GBP	$R_F$ = 100k $\Omega$ , $R_G$ = 10k $\Omega$ , $R_L$ = 1M $\Omega$ , $A_V$ = 10		11		kHz	
Phase Margin			$R_F$ = 100k $\Omega$ , $R_G$ = 10k $\Omega$ , $R_L$ = 1M $\Omega$ , $A_V$ = 10		68		0	
Input Voltage Noi	se		f = 0.1Hz to 10Hz		4.8		μV <sub>PP</sub>	
Input Voltage Noise Density		en	$f = 1 kHz$ , $V_{CM} = V_{DD}/2$		200		nV/ √H	

# FUNCTIONAL BLOCK DIAGRAM



Figure 1. Functional Block Diagram

## FUNCTIONAL DESCRIPTION

As shown in Figure 1, SGM8139 integrates operational amplifiers, bi-directional phase detector, status controller, delay timer, latch timer and voltage reference. SGM8139 supports two different working modes. One is non-repeatable trigger mode, and the other is repeatable trigger mode. In Figure 2, the waveforms of each pin show how SGM8139 works in non-repeatable trigger mode.



Figure 2. Non-repeatable Trigger Mode

First of all, with proper setup OP1 amplifies the output signal of PIR sensor, as the second stage OP2 conditions the signal from OP1 to an appropriate level, while the DC voltage is biased to VM ( $\approx 0.5 V_{DD}$ ). COP1 together with COP2 form a bi-directional amplitude detector after which the effective trigger signal V<sub>S</sub> will be detected. Since V<sub>H</sub>  $\approx 0.7 V_{DD}$  and V<sub>L</sub>  $\approx 0.25 V_{DD}$ , when V<sub>DD</sub> = 5V, this circuit is immune to +/-1V noise interference, improving the system reliability. COP3 is a voltage comparator. When V<sub>C</sub> < V<sub>R</sub> ( $\approx 0.2 V_{DD}$ ), COP3 output is low, setting AND gate U2 inactive. When V<sub>C</sub> > V<sub>R</sub>, COP3 output is high, and U2 is

active. Meanwhile, the rising edge of V<sub>S</sub> turns on the delay timer, while output of Vo keeps high during  $t_x$  period. When A is 0, any changes in V2 will be ignored in the  $t_x$  period. It is called non-repeatable trigger mode. When  $t_x$  ends, V<sub>o</sub> drops to 0, and at the same time, the latch timer works. In the  $t_i$  period, any changes in V2 could not set V<sub>o</sub> active. This setup can improve the anti-interference performance when switching loads.

Figure 3 shows how SGM8139 works in repeatable trigger mode.





When  $V_c = 0$  and A = 0, any changes in  $V_s$  could not set  $V_o$  active. When  $V_c = 1$  and A = 1, changing  $V_s$  could set  $V_o$  active and maintain active during  $t_x$  period.  $V_o$  will continue to delay another  $t_x$  period if any  $V_s$  rising edge occurs. If  $V_s$  is set to high,  $V_o$  keeps active. If  $V_s$  is set to low,  $V_o$  will be inactive after the  $t_x$  period ends, and  $V_o$  will keep inactive during  $t_i$  period while any changes in  $V_s$  could not trigger  $V_o$  to active mode.

## **APPLICATION CIRCUIT**

In Figure 4, V<sub>O</sub> can drive the transistor T1 to connect the supply and the load. R<sub>3</sub> is a photoresistance which detects the ambient light illumination. If it is in the day time, the value of R<sub>3</sub> decreases, thus V<sub>C</sub> will drop to low level, and any trigger signal will be latched, saving electricity. This function can be bypassed by connecting V<sub>C</sub> to V<sub>DD</sub> directly when used in other application.

SW1 is a mode selection switch. When SW1 is connected to 1, the system is in repeatable trigger mode. When SW1 is connected to 2, the system is in non-repeatable trigger mode.



Figure 4. Schematic for PIR I<sub>AMP</sub> Switch Application

# **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### MARCH 2017 - REV.A to REV.A.1

Changed Pin Description section	. 3
Changed Application Circuit section	. 8

#### Changes from Original (DECEMBER 2016) to REV.A

Changed from product preview to production data ...... All

# PACKAGE OUTLINE DIMENSIONS TQFN-2.5×2.5-16L



NOTE: All linear dimensions are in millimeters.

# PACKAGE OUTLINE DIMENSIONS SOIC-16





#### RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	-	nsions meters	Dimensions In Inches		
	MIN	MAX	MIN	MAX	
A	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.350	1.350 1.550		0.061	
b	0.330	0.510	0.013	0.020	
С	0.170	0.250	0.006	0.010	
D	9.800	10.200	0.386	0.402	
E	3.800	4.000	0.150	0.157	
E1	5.800	6.200	0.228	0.244	
е	1.27	BSC	0.050 BSC		
L	0.400	1.270	0.016	0.050	
θ	0° 8°		0°	8°	



# TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

#### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TQFN-2.5×2.5-16L	7"	13.0	2.80	2.80	1.10	4.0	4.0	2.0	12.0	Q1
SOIC-16	13″	16.4	6.50	10.3	2.10	4.0	8.0	2.0	16.0	Q1

#### **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
7" (Option)	368	227	224	8	
7"	442	410	224	18	
13″	386	280	370	5	

#### **KEY PARAMETER LIST OF CARTON BOX**